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Abstract 
As VLSI technologies are scaled into the deep submicron region, traditional hot-carrier 
reliability criteria can no longer be satisfied. A more realistic reliability criteria based on 
circuit performance, that takes into account both the physics of the degradation as well as 
its impact on device and circuit performance, is necessary. The current method of assessing 
hot-carrier reliability through simulation is an ad hoc approach, requires extensive tool 
calibration and yields no insights to the problem at hand. This study proposes a unified 
approach to evaluating hot-carrier reliability of analog circuits. 
First, by choosing the appropriate device model that can link device behavior to circuit 
performance, hot-carrier degradation can be treated as perturbations to device parameters, 
and therefore, can be correctly reflected at the circuit level. Second, device-level perfor-
mance parameters (such as I d, gm, and gds) are studied in detail as functions of process 
parameters VT and J-l. This allows easy prediction of device-level parameter degradation 
by monitoring just two process parameters. Third, by taking advantage of well-developed 
circuit-analysis techniques, the small-signal device parameters gm and gds are used as inde-
pendent variables to Circuit Degradation Models (CDMs), where the degradation of circuit-
level DC parameters of analog sub circuits can be modeled reasonably well as 'perturbations' 
in VT and J-l. This provides insights into how circuits may behave as various devices within 
the circuit degrade due to hot-carrier degradation. Finally, by analyzing the analog design 
space and examining hot-carrier degradation factors that are important to analog circuits, 
reliability and performance curves are presented as a way for designers and reliability engi-
neers to define a more realistic and circuit-based criteria for hot-carrier degradation. 
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Chapter 1
Introduction
1.1 Overview
With the rapid increase in chip complexity and VLSI packing density, it has become highly
desirable for manufacturers from an economic point of view to integrate analog and digital
circuits on a single silicon chip using existing technology. A system on a chip (or single-chip
solution) has become the 'Holy Grail' of integration. In a typical system-on-a-chip, analog
circuits remain irreplaceable components. Besides their obvious usage of A/D conversion,
analog circuits will always be needed to perform a variety of critical tasks necessary to
interface the external world with the digital domain, such as amplification, pre-filtering,
demodulation, signal conditioning for line transmission, storage, and display, etc. One of
the main limitations of analog circuits is the fact that they operate with electrical signals
rather than logic states. Therefore, their accuracy is fundamentally limited by unavoidable
mismatch between components, and their dynamic range is limited by noise, offset, distor-
tion, and power-supply voltage. One of the degradation mechanisms (arising from electrical
stressing) that can cause mismatch in circuits is hot-carrier degradation.
A result of disproportionate scaling between the supply voltage and the device's dimen-
sions, hot carriers change device parameters such as threshold voltage VT, drain current
(Id), and transconductance (gm = S1ds/ 6 Vgs) from their nominally designed values. From
the circuit point of view, hot-carrier degradation changes the device's current drive capa-
bility, and from an analog perspective, it changes the device's output transconductance
(gas = Is/6Vds), increases flicker noise and mismatch [1]. Depending on the topology of
the circuit, hot-carrier-induced (HCI) degradation at the device level may have different
11
effects, and the impact on the circuit performance may vary.
1.2 Motivation
As a degradation mechanism, hot-carriers have been a topic of research for many years. De-
tailed physical mechanisms have been thoroughly investigated for both n- and p-MOSFETs,
and device-level models have been developed to predict lifetime given a particular stressing
condition [2-8]. Recent studies have shifted focus from understanding hot-carrier degrada-
tion at the device level to understanding the impact of degradation on circuit performance
[9-13]. Using a hot-carrier reliability simulation tool, circuit designers have been able to
make tradeoffs between reliability and performance, enabling process engineers to modify
the process to improve further the current drive of the devices. All this effort, however,
has been targeted primarily for digital applications, and there has been very little focus
on applications requiring analog functions. The main reason for this inattention is due to
the fact that, until recently, analog circuits typically used longer channel lengths in their
designs rather than the typical minimum pitch used by digital circuits.
Hot-carrier degradation in analog circuits differs from digital circuits in many aspects.
Transistors in analog circuits typically operate with low-gate-voltage in the saturation region
(the worst hot-carrier stressing condition) rather than either the high gate-voltage saturation
or cut-off states as do digital circuits. Moreover, the parameters of interest in analog
circuits are the small-signal parameters gds and gm rather than the traditional large-signal
parameters such as linear and saturation drain current (Idin, Idsat), or V in the digital
case. Finally, while hot-carrier degradation may have little effect on AIdlin or Aldsat, its
impact on rout (1/gS) may in fact be significant [1].
The goals of this thesis are three fold: First, it systematically looks at HCI degradation
at the device level and its impact on device performance from an integrated approach by
parameterizing Id, gm, and gd in terms of device VT and carrier mobility p. Second, it
extends this understanding to the circuit level and analyzes the impact of HCI degradation
on circuit performance by the development of Circuit Degradation Models (CDMs). Finally,
(sub)circuit-level performance and reliability contours are presented (with the knowledge
and insights of CDMs incorporated) to provide an invaluable tool for analog circuit design.
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1.3 Thesis Outline
Chapter 2 will review the fundamentals of hot-carrier degradation and analysis in the DC
stressing mode. Specifically, it will describe how device-level reliability is assessed, and the
(current) generic methodology of circuit-level degradation simulation will be described in
order to assess circuit-level reliability.
Chapter 3 will examine special modeling and analysis issues involving analog circuits.
It will concentrate on the important need for incorporating analog design in the digital
process and design environment. Examining traditional simulation method for analog cir-
cuits illustrates the need for an integrated method of assessing reliability. Outlining the
general methodology, the unified approach to assessing hot-carrier degradation in analog
circuits advocates the use of two main concepts: circuit degradation models, and circuit
performance/reliability curves.
Chapter 4 describes in detail the first part of the newly proposed methodology: circuit
degradation models (CDMs) for various DC circuit parameters based on simple device
models. These include Voffset and gain of a differential pair, voltage and current gain of
single stage amplifiers. The chapter will describe how device-level DC stressing data can be
used in the CDMs to predict circuit-level analog degradation.
Chapter 5 describes the the second part of the newly proposed methodology: incorpo-
rating knowledge and insights gained from CDMs into SPICE simulation that sweep the
analog design space. By using SPICE simulation, it is possible to predict which devices
within a given analog circuit will be 'stressed', and therefore, are most susceptible to im-
pacting detrimentally its overall hot-carrier reliability.
Chapter 6 will show an example of how the proposed new methodology can be used to
design a differential amplifier for reliability. Taking a circuit design that is optimized for
performance, this chapter will analyze the degradation and redesign the circuit for better
hot-carrier resistance.
13
Chapter 2
Background
2.1 Mechanism & Degradation
When device dimensions are scaled down aggressively, and the power-supply voltage is not
scaled proportionally, the result is an increasingly high lateral electric field near the drain
region. This high lateral electric field accelerates inversion-layer carriers to gain sufficient
kinetic energy that they becomes hotter (or more energetic) than the surrounding silicon
lattice. If these hot carriers possess sufficient energy, they can be scattered and injected
into the gate oxide causing oxide and interface damage.
Because the high lateral electric field is the main driving force underlying all hot-carrier
degradation mechanisms, much of work has focused on the modeling of this electric field
in order to understand hot-carrier phenomenon. When the device is biased in saturation,
the lateral electric field increases exponentially between the source and the drain as shown
in Figure 2-1 [14]. Its maximum value (Em) has a functional dependence on the terminal
voltages and device parameters as [15]
Em =1Vd (2.1)
0.22(to 5/(x) (.
where to0 is the gate oxide thickness and xz is the source (drain) junction depth.
The lateral electric field accelerates carriers to sufficiently high energy that they can
cause damage in devices as shown in Figure 2-2 [16]. If the carriers have sufficient energy
to overcome the SiO2 - Si interface (3.2 eV for electron and 4.7 eV for hole), they can be
redirected and injected into the gate oxide (shown as mechanism 1 in Figure 2-2) causing
14
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0X
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Figure 2-1: Simulated lateral electric field of a MOSFET operating in saturation
oxide and interface damage. Hot carriers can also cause impact ionization through collisions
with the silicon lattice near the drain creating electron-hole pairs (as mechanism 2). The
generated 'majority-type' carriers from impact ionization flow out of the substrate giving rise
to hole substrate current in n-MOSFETs, and electron substrate current in p-MOSFETs
(mechanism 3). Due to the larger SiO2 - Si barrier height for holes than for electrons,
carriers that are injected into the gate oxide typically result in a predominantly electron
gate current for both n-MOSFETs and p-MOSFETs.
Due to parasitic resistance of the substrate, the flow of substrate current could raise the
substrate potential sufficiently high and forward bias parasitic p-n junctions causing the
circuit to latch up (mechanism 4 and 5). Gate and substrate current are non-destructive
manifestations of hot-carrier effects. The destructive and permanent damage caused by
these injected carriers is often a result of trap creation in the oxide or at the interface.
At the transistor level, manifestation of oxide and/or interface damage can often be
observed as a shift in threshold voltage and/or a decrease in inversion-layer carrier mobility.
Traps in the oxide near the drain end, when filled, can affect the surface potential, the
oxide electric field, and hence, the local flat-band voltage leading to a shift in the threshold
voltage. The impact of interface damage (or states), on the other hand, depends on several
factors including the instantaneous voltage conditions, the energy level and the type of
interface states (whether they are acceptor-type or donor-type), and the time constants
of these states. Since these interface states are in direct contact with the channel, its
15
Figure 2-2: Cross section of an n-MOSFET showing hot-carrier effects.
influence is seen mainly as a decrease in inversion-layer carrier mobility. For n-MOSFETs,
the threshold voltage typically increases due to predominant electron trapping, and this
VT increase coupled with an accompanying mobility decrease, results in a reduced drain
current. For p-MOSFETs, however, the electron trapping results in a threshold voltage
decrease in absolute value, causing the net drain current to increase despite the decrease in
mobility. This effect is qualitatively shown in Figure 2-3.
2.2 Degradation Model & DC Analysis
Since it is difficult to determine the electric field and carrier temperature directly, substrate
and gate current are typically monitored. Substrate and gate currents both depend on Em
according to the lucky electron model [4]
Isub oc Id exp - (2.2)(_qAEm,
I c Id exp ( ) (2.3)
where the exponential term describes the probability with which a carrier, while traversing
a mean free path A in an electric field Em, gain a critical energy of #i for impact ionization
or #b to overcome the SiO2 - Si barrier.
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Figure 2-3: Fresh and degraded IV characteristics for NMOS (a) and PMOS (b).
Interface and oxide damage, on the other hand, can be measured using such techniques
as charge pumping [17] and floating gate measurements [18]. They have also been found
to depend on the lateral electric field Em since interface states ANit are generated by the
same underlying mechanism-namely the lateral electric field. This functional dependence
on the lateral electric field and drain current can be expressed as [4]
ANit oc T I exp(- qit )n (2.4)
1W q AEm
where ANit represents the amount of interface state generation, T describes the time the
device has been operating, W is the device width, and n is the degradation rate parameter 1 .
Since ANit has been shown to directly affect the device parameter degradation (AVt, Agm,
and Ap) [3], if ANit is generalized to any device parameter degradation A, and Equation
2.4 is combined with the substrate current equation, one finds
A = d sub n (2.5)
HW Id
'Intuitively, n can be thought of as the time acceleration factor, where it is either reaction limited-the
breaking of the Hydrogen bonds at the interface, or diffusion limited-the diffusion of the Hydrogen atoms
away from the broken-bond site.
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Figure 2-4: Time-dependence of NMOS AIdlin degradation.
Age - Id (1sb)"nT (2.6)
HW Id
where m = ; H is a technology and bias-dependent factor which takes into account the
proportionality constants between Id, sub, and ANit; and Age is an abstract quantity (can
have different units) that describe how much damage the device has suffered. The terminal
voltages V, and Vg, are not explicitly expressed in Equation 2.5 and only are reflected in
Isub and Id. If the current degradation of the device is plotted against the stressing time
tstress as shown in Figure 2-4, the T' dependence of A degradation in Equation 2.4 and 2.5
is the slope of this line. The different amount of observed hot-carrier degradation for the
different Vd9 stress conditions merely reflects the bias-dependent of the underlying lateral
electric field.
One can DC stress the transistors at high voltages to observe accelerated degradation.
By choosing a proper failure criterion for A to occur at t = T, one can define T as the lifetime
due to hot-carrier degradation. For example, AId/Id = 10% for Vds - Vg, = Vdg = 3.4V in
Figure 2-4 would correspond to a lifetime of ~ 10Sec. Rearranging the terms in Equation
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Figure 2-5: Typical lifetime correlation plot for A - 10% Idlin.
2.5, and with a proper definition of lifetime, one obtains the lifetime correlation equation
T(r ) =H(A) (2.7)
A plot of this lifetime correlation equation is shown in Figure 2-5 where the different lines
represent the different accelerated Vg stress conditions. From this plot and Equation 2.7, it
is evident that the fitting parameter m is the slope of the lines, and H is the 'y-intercept' of
the lines where Isub/Id = 1. It has been observed that for varying V and V combinations of
stressing voltages, different hot-carrier degradation mechanisms (e.g. hole injection, electron
injection, or interface state generation 2 ) may dominate in the determination of the device
lifetime [4, 19, 20], and hence the variation in m and H. As can be seen from this Figure,
transistors operating under realistic operational conditions (smaller Vg, and Vds than the
stressing voltages) will have smaller Isub/Id ratio, and thus their lifetime can be extrapolated
from accelerated values in this plot to the appropriate 'sub / Id operational value.
Notice that different definitions of lifetime criteria (such as 10%AId, 5%Agm, or AV
15mV) will result in slightly different lifetime correlation plots. This is accounted for in
2 See Table 4.2
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the process and definition dependent factor H in Equation 2.5. Furthermore, since sb and
Id in Equation 2.7 takes into account biasing condition as well as device geometries, the
lifetime correlation plot is independent of Wdrawn or Ldrawn.
For p-MOSFETs, device-level degradation has been found to correlate better with gate
current than substrate current, and similar models to those of Equations 2.4-2.7 have been
derived to predict p-MOSFET lifetime given a particular stress condition [21, 22]. In par-
ticular, the Age equation has been modified to include the weighted effects of gate current
as well as substrate current
Age =T (1-W) I I sub T (2.8)
H g  W) HW Id
where 0 < W < 1 is the weighting factor, and Hg and mg are the p-MOSFETs' gate-current
equivalent values for H and m as n-MOSFETs' substrate current. Assuming W = 1, the
lifetime correlation equation can be changed accordingly
I ~ -"
r = Hg (A) [ ] (2.9)
2.3 AC Degradation & Circuit Analysis
Simple lifetime plots such as those shown in Figure 2-5, enable device engineers to evaluate
the hot-carrier resistance of transistors of a particular process. However, such a plot is
insufficient for predicting circuit performance degradation. For example, the delay time, Td,
of a simple inverter can be defined as
1
Td (Tr + Tf) (2.10)
where -r is the rise time of the output signal (dominated by the ability of the p-MOSFET
to charge the load capacitance CL) and Tf is the fall time of the output signal (controlled
by the discharge of CL through the n-MOSFET). A degraded p-MOSFET will cause Tr
to decrease, while a degraded n-MOSFET will result in an increase in Tf. If circuit-level
criterion for reliability is defined as a 5% degradation in rd, it is unclear how the different
degradation behavior of the n-MOSFET and p-MOSFET will interact and affect the overall
degradation rate of rd.
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2.3.1 AC Correction Factor
There are two main steps in determining circuit-level degradation: (a) determining the
device damage (ANit) on each device given a voltage condition (DC vs. AC, operational vs.
stress); and (b) given the amount of damage for each device in a circuit, determine its impact
on circuit performance. To determine circuit-level hot-carrier reliability, one approach in
the traditional methodology is to first extrapolate the device lifetime from accelerated DC
stress data, and then multiply the lifetime by two AC correction factors: the speed factor
(SF) and the duty-cycle factor (DCF).
For digital circuits, people have traditionally assumed a worst case switching condition
(i.e. all transistors switch at the clock frequency), and therefore based digital circuit degra-
dation studies on the degradation of ring oscillators. Typically, ring oscillators are built in
such a way that a stage in the loop is designed to have the terminals of that particular stage's
individual transistors connected to pads [23]. This allows one to monitor the degradation
of circuit frequency fro as well as individual N- and P-MOS AId. By plotting the device
degradation AId/Id versus stress time on the same plot as Afro, one can derive the speed
factor for n- and p-MOSFETs (N-SF, and P-SF) [24]. In essence, these described steps
constitute the second overall methodology step mentioned before: determining the circuit
degradation impact given the amount of damage for either the transistor in the inverter.
To estimate the duty-cycle factor (or the amount of damage given the voltage condition
in (a) above for each device), it can be approximated as:
DCF _ Effective A.C. Stressing (2.11)
Cycling Time Period
Using the N-SF, P-SF and DCF terms, one can estimate the lifetime of digital circuits
(namely ring oscillators). This estimate, however, will typically under-estimate the lifetime
of digital circuits because, after all, not all transistors switch at the clock frequency. Fur-
thermore, when non-static CMOS techniques are used (such as low-swing, and dynamic
circuits), this approximation becomes invalid and the above methodology less applicable.
2.3.2 Degradation Simulation
To be able to predict circuit degradation for a generic circuit operating under arbitrary
voltage conditions, a comprehensive reliability simulation tool is needed. In principle, such
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a simulator should function as follows:
1. For every circuit element, there exists a performance model that is closely linked to
the degradation model. The performance model tells the circuit simulator how the
element will behave given a particular biasing condition for the circuit (e.g. by using
MOSFET Model 3 in SPICE). The degradation model predicts the amount of damage
the elements suffer under such biasing condition (e.g. using m, n, and H to compute
A in Equation 2.5). The performance model and degradation model are interlinked
through one or more degradation model parameters. For example, the reliability
simulator BERT incorporates Age (degradation model) into each degraded model 3
SPICE file 3 (performance model).
2. The circuit is then simulated for a representative period, say for 100 periods at a clock
frequency of 100 MHz. The reliability simulator computes the damage each elements
suffers during this 100 cycles. (For this example, a total time of lys (ti)).
3. This amount of damage is then multiplied by 315.36 x 1012 to obtain the total damage
each element would suffer in 10 years (there are 315.36 x 1012pis in 10 years). In general,
the time acceleration factor is given by
N 3.1536 x 107 T F (2.12)
S
where T is the prescribed time (in years), F is the clock frequency (in Hertz), and S
is the number of cycles simulated. (Note that ti = S/F).
4. Given the extrapolated amount of damage for each device at the prescribed time, the
reliability simulator computes the degraded parameters for each device by comparing
the Age values with results from stress calibration measurements of individual tran-
sistors. A match between these two values will allow one to generate a final set of
parameters to predict circuit performance at the prescribed time.
Schematically, the operation of a circuit reliability is shown in Figure 2-6. This principle of
operation has been implemented with varying degrees of success [25-28]. How well such a
3SPICE model 3 is used here for consistency. In principle, any SPICE model will work.
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Figure 2-6: Schematic of a circuit reliability simulator.
reliability simulator works depends on several factors including the details of implementation
as well as the accuracy and assumptions of the underlying models.
While the simulation approach provides reasonable results when implemented and exe-
cuted correctly, there are still drawbacks to this approach, and these include
e Accuracy limits of the performance model or the extent to which the model can
predict the particular circuit element behavior under a given biasing condition for
the circuit. For example, SPICE simulation needs to incorporate accurate substrate
and gate-current models in addition to an asymmetric MOSFET model (since HCI
degradation and damage is highly concentrated at the drain end of the device). SPICE
also needs to incorporate more physics-based parameters into the MOSFET model to
account for oxide trap and interface state generation.
e Accuracy limits of the degradation model or the extent to which the model can pre-
dict the damage each circuit element suffers for a given biasing condition. Hot-carrier
lifetime prediction is calculated based on the dependence of device degradation on
stress time. The empirical parameters needed for the calculation are obtained from
accelerated DC tests, which are then fitted and extrapolated in order to determine de-
vice lifetime under practical operation conditions. Thus, the accuracy of the predicted
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lifetime critically depends on how realistic is the degradation model.
* Capability of the reliability simulator. The ability of the simulator to compute the per-
formance model parameters accurately given the degradation model (and vice versa)
could affect the accuracy of the final results.
2.4 Summary
Hot-carrier degradation is a result of aggressive scaling in device geometries without a
corresponding scaling in the power-supply voltage. Certain hot-carrier effects are non-
destructive, whereas other long-term hot-carrier degradation affects may include channel
mobility degradation accompanied by threshold voltage shifts. In term of device perfor-
mance, mobility degradation and threshold voltage shift changes the current drive of the
device as well as its conductance and transconductance. At the circuit level, this translate
to a reduction of circuit performance such as the frequency degradation of a ring oscillator,
or the gain of a differential amplifier.
The traditional method of assessing hot-carrier reliability based on device performance
alone is becoming increasingly inadequate, and at the same time, circuit performance is
being compromised due to overly conservative design. To address this issue, an alternative
approach to reliability analysis is proposed to base reliability criteria on circuit performance
rather than a single device parameter. Reliability simulation tools have been developed
with degradation models incorporated into pre and post-processors to the SPICE circuit
simulator.
Circuit-level reliability analysis involves two steps:
" Determination of device level degradation due to hot-carrier degradation.
" Determination of the device hot-carrier degradation's impact on circuit performance.
SPICE simulation is used first, in order to determine terminal voltages and current for each
transistors-from which substrate and gate current (and hence HCI degradation ANat) can
be calculated. SPICE simulation is done the again, in order to predict degraded circuit
performance, which can then be compared to the original SPICE run to evaluate the degree
of circuit performance degradation.
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Chapter 3
Reliability Analysis for Analog
Circuits
In many aspects, digital circuits are becoming more and more analog in nature. As digital
circuits approach the gigahertz frequency range, they have to employ high-performance
design techniques such as dynamic logic and low-voltage swings. This puts digital circuits in
an analog operating environment. Many of the design issues (such as the use of library cells)
and modeling issues (such as obtaining accurate SPICE models) in digital circuit design are
also relevant for analog circuits. From a design perspective, a top down approach in digital
design utilizes digital library cells that consists of well characterized and modeled digital
building blocks (i.e. inverter, NAND, NOR, adder cell, etc.). Digital circuit simulation is a
straight forward matter, requiring minimum effort, since most of the circuit timing data is
already in the library cells. For analog circuits, the analog circuit building blocks (such as
differential pairs, current mirrors, biasing stages, etc...) serve as the 'library cells', although
the amount and detailed information available in each library cell is not as extensive as for
digital library cells. Furthermore, the design process and simulation needs for analog circuits
are different from those of digital designs. Therefore, reliability analysis of analog circuits
will require a different approach than the traditional methods used for digital circuits.
3.1 Issues in Analog Circuit Design
The design of high-performance analog circuits requires a thorough understanding of the
matching behavior of the components. No longer is a good fit between the SPICE model and
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the data sufficient; instead, the ability to maintain good matching between device pairs-
and in particular transistor pairs-is crucial for precision analog design. This transistor
matching requirement is necessary in addition to any existing design requirement such as
temperature variations tolerance and voltage supply robustness.
Furthermore, with the aggressive scaling down of the power-supply voltage, the first
order effect, that reduces circuit performance, is the reduction in the signal dynamic range.
Due to the stacking nature of analog circuits, the power-supply voltage does not scale very
well in analog circuits. Extra attention must now be paid to various transistor operating
regions that have traditionally been used in the digital mode but now have to be used in the
analog mode (triode and weak inversion regions). Those triode and weak-inversion operating
regimes are more susceptible to device mismatch than the saturation regime. One technique
to overcome this difficulty has been in the development of rail-to-rail circuits. Even with
such design technique, the transistors still have to operate in these triode and weak-inversion
regions that are more susceptible to the effects of device mismatches.
In analog circuits, current drive is not as important as the stability of small signal
parameters such as gds. Short channel effects (such as DIBL) can disturb the device V
and change the matching ability of transistor pairs, and device transconductance has been
shown to be particularly sensitive to device geometry scaling [291. Such sensitivity must
be reduced if precision analog circuits are to be integrated into digital processes. Finally,
analog circuit design requires a delicate balancing and optimization of transistor sizing.
On the one hand, noise and mismatch tend to improve with larger device geometries. On
the other hand, circuit performance, and in particular, circuit bandwidth, tends to get
better when minimum device geometries are used. Such trade-offs are important in wireless
communication circuits.
Analog circuits are often over designed through redundancy, and through design tech-
niques such as feedback, self-correcting systems, oversampling, many mismatch constraints
can be overcome, and good circuit designs become possible. In analog circuits, there may
not exist a 'library cell' like a digital circuit per se, but an equivalent model does exist in
the form of analog building blocks such as differential pairs, current mirrors, single stage
amplifiers, biasing circuits. These analog building blocks, or subcircuits, do not contain
the amount and detailed information such as exists for digital library cells. Instead, these
subcircuits serve more as a guide for designers, giving them 'intuitive feeling' on how to
26
achieve a particular performance specification with a particular design.
3.2 Analog Simulation Issues
Tools for automated circuit design and layout for analog circuits are well behind those of
digital circuits for the many reasons that have been stated before. Not only are circuit design
and layout tools inadequate, but also circuit simulators are usually insufficient. The main
reasons for these limitations are due to the inability to extract sufficiently accurate SPICE
models from circuit layouts, and to model accurately parasitic and submicron devices. This
is not a problem unique to analog circuits since digital design shares some of these same
basic design issues. However, the lack of library cell models for analog subcircuits such as
differential pairs and current mirrors makes the design and simulation task more difficult
for analog designers. Furthermore, most of the model extraction and optimization tools
have been developed with digital needs in mind.
As power supply voltages continue to be reduced, attention must be paid to the regions
of moderate and weak inversion since those are the regions where the transistors will be
biased. Another modeling issue in dire need of improvement is that concerning the small-
signal conductance about the saturation region. For SPICE model extraction, one can get
reasonably good fit of the current to the data (- 3% RMS error), while gds fitting to the
data can be quite poor (~ 50% RMS error or more).
In terms of hot-carrier reliability simulation, the current method to assess circuit relia-
bility is to use a reliability simulator based on the principles outlined in Section 2.3.2. One of
the more successfully commercialized reliability simulation tool, BERT [27] is implemented
around the circuit simulator SPICE and the degradation model presented by Equation 2.5.
To correctly use this tool, one has to go through exhaustive models and parameters cali-
bration steps. Even with much effort spent on the calibration steps, the accuracy of the
simulation results of digital-circuit hot-carrier degradation have been found to be on the
same order of magnitude as the statistical variations of the transistors [30]. Several reasons
have been identified as the sources of the variations in these simulation results, including
the validity and precision of the degradation models as well as the performance models. In
a follow up study, several factors were cited that cumulatively contribute to circuit-level
hot-carrier reliability. These range from device-level modeling of the transistors and degra-
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dation mechanisms to circuit-level behavior such as signal statistics and relative importance
of the critical path [311.
3.3 Proposed Integrated Method
Analog circuits are often designed with the analog subcircuits as the starting point. Analog
circuit analysis is easier to accomplish with individual analog building blocks. The design
of a typical differential amplifier as an example illustrates many of the techniques often
utilized in analog circuit design. This study will take the same approach to hot-carrier
reliability analysis: studying in detail the HCI degradation of the individual building blocks
and integrating the analysis together into the design phase.
3.3.1 Analog Circuit Building Blocks (Subcircuits)
Equivalent to the digital library cells are the analog circuit building blocks or subcircuits.
These vary from two-transistor circuits such as a simple current mirror to something more
complex such as a differential input pairs. Together these subcircuits can be used to build
more complicated circuits. What is described here is only an attempt to briefly review the
main subcircuits used in analog design. A more thorough analysis can be found in [321, [33].
9 Current sources/mirrors: Current sources and mirrors are often used as biasing ele-
ments and active load for operational amplifiers. When implemented with active de-
vices such as transistors, they can provide reasonable stability in circuit performance
with respect to power-supply variations and temperature. The simple two-transistor
current mirror has one transistor connected as a diode, and can provide sufficient
current sourcing or sinking. When connected in a cascode configuration or employed
in some sort of feedback (such as Wilson source), it can provide excellent current
tracking ability and extreme output impedance stability. This is important when the
current source is used as an active load in a differential amplifier.
e Source-couple pairs: The source-coupled pairs are widely used in analog integrated
circuits. Its universality can be observed from the fact that only the differences in
the input signals are transfered to the output terminals, and therefore, an arbitrary
number of these pairs can be cascaded without the need for voltage-shifter.
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" Differential amplifiers: Differential amplifier is simply an extension of the source-
couple pairs with a current source as an active load. A well designed differential
amplifier can provide an excellent differential mode gain while keeping the common
mode gain to the minimum. Differential amplifiers come in different flavors: single-
ended output or differential-ended outputs.
" Single-stage amplifier/Output stage: Basic single-stage amplifier ranges from a single
transistor amplifier (such as common-source (C-S), common-gate (C-G), and common-
drain (C-D)-also known as source follower), to multi-transistors amplifiers (such as
cascode amplifiers). Some two-transistor configurations are used to build different
type of output stages.
3.3.2 Developing Circuit Degradation Models (CDMs)
The performance behavior and analysis of the analog subcircuits described in the previous
section have been thoroughly investigated before [32], [33]. It is the goal of this work to
understand how, as functional building blocks, these subcircuits behave as a particular tran-
sistor within the subcircuit degrades due to hot-carrier degradation, and thus give circuit
designers a similar sense of design intuition that the performance analysis has provided.
A more thorough treatment of the circuit degradation models for various analog sub-
circuits will be shown in Chapter 4. As an example of how such a CDM can be employed
to gain understanding and utilized in the design phase, the mismatch of a simple current
mirror will be shown here. For a transistor pairs which has been 'matched' by design and
operates in saturation, the current-voltage relationship is described by
-K (
I = (Vgs Vt)2 (3.1)
K = p (3.2)
L
where p is the inversion-layer mobility, Cox is the gate oxide, and W/L are the devices'
width and length. If most of the systematic device variations have been reduced, any
random variation in the device drain current given the same gate voltage can be described
with [34]
K + 4 (3.3)
2 K2 (VGs - VT) 2
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where I is the expected value of the random variable I, and UK is the standard variation
of the random variable K. Thus, the current mismatch in a simple current mirror can be
predicted if I, aj, K, and o-K are known.
Equation 3.3 simply states that the mismatch in current is due to the mismatch in
mobility p (and any Co, variations through K) and differences in threshold voltage VT. As
a function of time, the transistor in a current mirror will degrade through HCI degradation
and the change in transconductance K and VT can be measured and the standard variation
calculated, provided there exists a consistent method to measure VT, oV, K, and UK.
3.3.3 Analyzing Degradation Using Analog Design Space
In addition to selecting the particular circuit topology and types of subcircuits to use,
analog designers also have to pick the circuit biasing conditions. Sometime the choice is
limited by other performance constraints such as power dissipation, but often such choices
are left up to the designers. Using SPICE simulation, one can pre-simulate the circuits
and determine the operating conditions for the individual transistors in each subcircuit.
A matrix spanning the analog design variables (such as biasing current and voltages, the
common-mode input voltage, the power supply voltage) can be used to gather information
about which transistor is undergoing stress.
The output from the SPICE simulation serves two purposes: to determine a biasing
condition for optimal performance, and to trade off the performance with susceptibility to
HCI degradation (or reliability). The terminal voltages and current output from the SPICE
simulation at operating conditions can tell designers whether performance specifications
have been met, and at the same time indicate the 'stressing' region of each transistor
(whether the devices operate at low-, mid-, or high-gate voltage). Such information, when
combined with the DC-stress device data can reasonably predict the current mismatch of a
current mirror.
Figure 2-4 has been plotted for the parameter AIdin for some particular stress voltages,
but a corresponding figure for K and VT could very well also be constructed using the same
set of stress data, and correspondingly, their lifetime correlation plots. Using the VT and K
lifetime correlation plots 'in-reverse', one can then generate a time-dependence degradation
for AVT (or AK) at operational voltages as shown in Figure 3-1. In general, there are couple
ways of estimating the 'degraded operational' device parameter VT consistent with the
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Figure 3-1: Time-dependence of NMOS AVT generated from the lifetime correlation plot.
framework proposed here. The analytical method is to apply the Age equation directly to
get AVT and calculate the VTi', in Figure 3-1 from VTO - AVT. Using the graphical method,
however, one can also estimate the VTi, by constructing the lifetime correlation plot for a
device lifetime definition of AVT= 10mV and extracting the lifetime of a device operating
at a lower, operational power-supply voltage. This would yield a VTi = VTO - 10mV at
a particular lifetime of Tiomv. By repeating this process for different lifetime definitions
of 9mV, 8mV, 7mV, etc., Figure 3-1 can be constructed with VTi = VTO - 10mV at
T = T10mv, VTi = VTO - 9mV at T = T9mv, and VTi = VTO - 8mV at T = T8mv, etc.
The expected value of VT is simply the fresh threshold voltage VTO, and the variances of
VT can be calculated from
VT VTO (3.4)
i=5
0V = T(Vri- ) 2  (3.5)
i=:1
where the indices i's are all the calculated VT before the (operating) time of interest-which
is 3.1 x 101 shown in Figure 3-1. Plugging Equations 3.4, 3.5, and the similarly formulated
equations for K into Equation 3.3, one can then predict the current mismatch of a current
31
mirror.
Notice that there is an explicit assumption in this graphical approach to HCI degradation
analysis, and that is most of the degradation is a result of DC voltage and currents. The AC
component of the stress voltages is assumed to have no impact in the final predicted results.
This is a reasonable assumption since for analog circuits, the transistors spend most of the
time around the nominally-DC-biased conditions. Any gate-voltage swing would be small
(- 100 mV) compared to the digital circuits, and therefore, using DC HCI degradation
analysis should be a good approximation. This assumption, however, must be verified with
results from other experiments or reliability simulations.
3.3.4 CDM Verification and Simulator Calibration
To verify the circuit degradation models, one obvious way is to build the necessary subcir-
cuits and perform the required experiments. This means one would have to build, stress,
and characterize each of the analog subcircuits as described in Section 3.3.1. In doing so, one
would have to be careful in the test-circuit design and layout in order to achieve optimum
matching and eliminate systematic device variations. For devices where good matching is
required, the following techniques must be employed:
" Using the same structure
" Using the same shape and size
" Minimizing the distance between devices
" Using common-centroid geometries
" Placing the transistors in the same orientation and surroundings
The test-circuit designs must optimize between the internal-device accessibility and
maintaining a realistic operating condition. During the experiment, one must also be care-
ful in interrupting the stress time for the measurement of the subcircuits' and devices' I-V
characteristics. An optimized stress and measurement algorithm can be developed to assess
the impact of different stress voltage waveforms as well as to determine the individual device
degradation contribution to the overall subcircuit performance.
The experimental data can provide verification not only for the circuit degradation
models, but also for the reliability simulation tools themselves. Since the inputs to the
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simulation tools are device-level data and the outputs of the simulation tools are circuit-
level information, there must be circuit-level data to verify the accuracy of the simulated
results. Experimental data will provide both the circuit performance as well as circuit
degradation information.
Reliability simulation can also be used to verify the CDMs. This method will face the
same simulation issues as discussed in Section 2.3.2, but with the simulation tool prop-
erly calibrated, a reliability simulator can be used as an effective development vehicle for
developing more complicated circuit degradation models.
3.4 Summary
The current methodology of hot-carrier reliability analysis has been shown to exhibit an
excessively large confidence interval due to several sources including process variation, mea-
surement technique limitation, and analysis errors. Coupled with these problems is the fact
that the current hot-carrier reliability methodology has been optimized for digital circuit
applications. Since analog circuits have different requirements than digital circuits, this
work proposes an alternative approach to analog reliability analysis. By working directly
with a compact SPICE model to describe device behavior, the impact of HCI degradation
on device performance can be captured using a few simple device parameters (namely K,
VT, and A). In an attempt to keep the model simple and intuitive, one can simply focus on
the K and VT parameters only, recognizing that adding the third parameter A will increase
model accuracy at the cost of increased complexity in the model.
With analog circuit analysis built upon these same compact SPICE models, the impact
of hot-carrier degradation on circuit performance can be easily understood if the degradation
is viewed as perturbations of K and VT from the nominally designed values. By developing
the Circuit Degradation Models (CDM), one can easily predict circuit performance (or
degradation) given a small change in K or VT. AK and AVT, which in turn, can be predicted
reliably from the hot-carrier degradation models (Equations 2.5). One of the important
goals in developing CDMs is simplicity in addition to embodying physical meanings into
the parameters.
Circuit degradation models essentially address the second of the two main steps in
circuit-level reliability analysis: determination of the device degradation's impact on circuit
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performance. CDMs, together with circuit performance and reliability curves, will form
a complementary set of visual tools allowing circuit designers to make better trade-off
decisions about analog circuit performance and hot-carrier reliability. Figure 3-2 shows the
flow chart of the proposed methodology. Starting with a focus on VT and K at the device
level in the upper left quadrant, this work seeks to develop the ultimate design tool in the
lower right quadrant through a series of model definition, development, and validation.
To contrast this work with the existing methodology, the current approach only focuses
on the DC stressing of devices and the monitoring of VT, Id, gm, or go. This information is
then used to analyze circuit level reliability through the AC correction factors or simulation
method as described in the previous chapter.
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Chapter 4
Analog (Sub)Circuit Degradation
Model
Small signal device models indicate that the device transconductance increases with the
square root of the biasing current, but since ro varies as Ii-1, the maximum voltage gain
of a transistor decreases as 1/'/d [32]. At the circuit level, analysis shows that the output
resistance of common-source amplifier with source degeneration (R,) can increase by a
factor of - gmRs. It is through this type of analysis that this chapter will try to show that
the hot-carrier degradation of analog subcircuits can be analyzed using simple, first-order
analytical expressions of device the IV characteristics.
4.1 Transistor Degradation
Mush of the device-level degradation results presented in the previous chapter has been
empirical in nature. With degradation expressed in term of Ni (Equation 2.4) or Age
(Equation 2.5), it is difficult to relate the device-level hot-carrier degradation to circuit
performance. This work will approach the problem by first analyzing device IV degradation
based on the measurable device parameters such as threshold voltage and mobility. The
equations and methodology described here are for n-MOSFETs, and with appropriate sign
changes, they are also applicable to p-MOSFETs.
For devices operating in the triode region, the current-voltage relationship, transcon-
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ductance, and output conductance are described by
w2-Id K (Vs - VT )Vds 2 d (4'1)
W2
K liCox (4.2)
L
gm 61-- = KVds (4.3)
6Vgs
as 61d- = K(Vgs - VT) - KVs (4.4)
6Vas
where p is the inversion-layer mobility, C,, is the gate oxide and W/L are the device's chan-
nel width and length. When the device undergoes hot-carrier degradation, the threshold
voltage VT and mobility p of the device will shift, and therefore affect the drain current Id.
The effect can be seen by taking the partial derivatives of Id with respect to K and VT
61d = 6K ((Vs VT)V - V - KVds5VT (4.5)
Dividing through by ID and letting' 6- A,
AId _ AK AVT
Id K Vs - VT - Vds/2
Equation 4.6 states that the current degradation of a device is due to two components: one
governed by mobility (or the parameter K-Equation 4.2), and other other by VT, whose
effects can be reduced by properly biasing the transistor (the denominator of the second
term).
Similar analysis is carried out for g, and 9ds yields
Agm 
_ AK (47)
9m K
Agd, _ AK AVT
9ds K Vs -VT -(V4s
The interpretation of Equations 4.7 and 4.8 is similar to that for AId/Id.
When a transistor operates in saturation region, its current-voltage characteristics,
'By relaxing the restriction of limA- o, one can express the fractional change in the drain current as
AId/Id, realizing that, for large A, the model may no longer be valid.
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transconductance, and output conductance is given by
K K 2
I - (V9 s -V) 2 (1 + AVd_) - _V (4.g)2 (49
61d
gM - 6 vs K(Vs -VT) (4.10)
9d d Ad (4.11)
s Vds 1 + AVds
where A is the channel length modulation parameter. Taking a similar approach as above,
the effects of hot-carrier-induced degradation of these parameters is
A -- -A (4.12)
Id K VS - VT
Agm AK _AVT
K Vgs-VT(4.13)9m K VS - VT
Agds _ AK _2AVT AA (4.14)
9ds K Vgs -VT A
AK 2AVT
K V7 98- VT (4.15)
Verification of these equations shows a very good correlation with measured device stress
data as shown in Figure 4-1 for n-MOSFET's Agmsat and Figure 4-2 for p-MOSFET's
Agds--at. As can be seen from Figure 4-1 and 4-2, the model can reasonably predict the
measured degradation values. A perfect model would be able to predict exactly the mea-
sured degradation, and the slope of the fitted line would be m = 1. To state it differently,
if one were to regress the calculated degradation values to a 'perfect' model, the correlation
coefficients would be one and standard deviation zero. Table 4.1 lists the correlation co-
efficients and the standard deviation for both n-MOSFETs and p-MOSFETs small-signal
parameter degradation when the predicted A values were regressed to the 'perfect' model.
Examining Table 4.1, one can see that the correlation coefficient R and the standard
deviation o values can vary for different device parameters (e.g. better fitting exists for
the triode region than for the saturation region-except for Id). This is because VT and K
are extracted from the triode ID-VG region, and are applied to predict saturation region
parameters. If VT-sat and Ksat are extracted independently from the saturation ID-VG
region, and are used to calculate Agm-sat, Agds-sat, etc., one can get significantly better
R and o values.
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Figure 4-1: Correlation between measured and calculated Agm,-at for NMOS.
n-MOSFETs p-MOSFETs
Corr. Coef. (R) Std. Dev. (o) Corr. Coef. (R) Std. Dev. (o-)
Id-lin 0.7831 0.3097 0.7378 0.4073
Id-sat 0.9277 0.1696 0.8519 0.3316
gm-lin 0.9411 0.1451 0.8021 0.3596
gm-sat 0.7447 0.3372 0.6703 0.4718
gas-lin 0.8655 0.3251 0.8701 0.2787
9ds-sat 0.6117 0.4509 0.7069 0.3903
Table 4.1: Fitting of measured and calculated device parameters degradation.
Another characteristic of Table 4.1 is that Agd, fitting tends to be poorer than gm (espe-
cially for the saturation region). This behavior can be understood as follows. When taking
the partial derivative of gds, one would expect to have a term with A in the degradation
expression of 9ds Since A has the physical interpretation of channel length modulation, an
equivalent of Early Voltage in bipolar technology, an empirical relationship for A has been
developed [35]
1 L
- = VA c (4.16)
A VITo X4
One can see from this Equation that A is not directly affected by hot-carriers, since there
is no explicit term to account for hot-carrier degradation. As a second order effect, hot-
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Figure 4-2: Correlation between measured and calculated Agd,-sst for PMOS.
carrier degradation may cause a 'channel-shortening' effect in devices which may affect L,
and therefore A. If Equation 4.11 was kept in its full form, and its derivatives taken, gds
degradation would be
Agds AK 2AVT 1 Vs
- Vs- T+ AXA + (4.17)
9ds K VgIsVT A 1+ AVdsJ
Based empirical extraction of A from measured ID-VD data as shown in [33], AA/A degra-
dation has been found to be of the same order of magnitude as AId/Id degradation. If
this correction factor is accounted for, correlation between calculated and measured gds-sat
degradation can improve significantly. In the interest of keeping the models simple and
physically meaningful, A will not be used unless its exclusion introduces significant error in
the analysis.
Previous studies have attempted to derive expressions relating various device parameters
(such as gm, and r,) to a more common and easily measured device parameter Idin with
reasonable accuracy, but at the cost of lengthy and non-intuitive methods. However, as can
be seen with these set of Equations, Id, gm, and r0 , are all parameterized in terms of more
fundamental device variables of VT and K.
By simple algebraic calculations, Id, gm, and r, can be easily expressed as functions of
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Figure 4-3: Schematic of a basic current mirror.
one another, and, since the device parameters VT and p (or K) can be easily measured,
the device performance can be fully characterized by these set of equations. Using small-
signal analysis techniques, the circuit performance of analog subcircuits can then be better
understood from a reliability point of view.
4.2 Current Mirror
Current sources and mirrors are widely used in biasing circuits where a fixed branch current
or a nodal voltage is needed. The basic form of current mirror is the simple configuration
whose schematic is shown in Figure 4-3. For current mirrors to work properly, the transistors
are typically biased in saturation. Typical figures of merit for current mirrors are the output
impedance, the current matching, the output node voltage swing, and the variation of the
current source with changes in the output node.
4.2.1 Current Matching Analysis
In an ideal case when the current in the transistor pair has been matched at t = 0, any
current mismatch in the future between the output current and the biasing current due
to hot carrier degradation can be characterized as the degradation of a single (output)
transistor. The biasing transistor operates with its V = V~ VT, which in practical
cases, will not cause the transistor to degrade. The output transistor would degrade since the
output terminal would normally have a different (and higher) V, value. The degradation,
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therefore, can be expressed by Equation 4.12
In another approach, the mismatch of the simple current mirror has been approximated
as [33]
I AK 2AVT
1 + (4.18)
Ib K VGS - VT
where in reality this Equation, and those of 3.3, and 4.12 essentially are one and the same.
They simply state that the current mismatch of a simple current mirror is due to two,
uncorrelated factors 2 :
* A mismatch in the mobility, or the transconductance parameter K (Equation 4.2)
" A mismatch in the threshold voltage VT of the devices.
By defining the effective gate-voltage Vgst as
V9St = VgS - VT (4.19)
one notices that the effect of AVT can be reduced by increasing Vst. Vgt, the effective gate-
voltage, can be interpreted as the amount of gate voltage necessary to sustain a given biasing
drain current. Unfortunately, the effect of AK is a constant for a given circuit and cannot
be reduced through proper circuit biasing. The effects of circuit biasing and the resulting
impact of HCI degradation on circuit performance will be discussed in more detail later.
As shown in Figure 4-4, when the current mirror is stressed 3 at Ibias/Wdrawn = 70pA/pm
and Vo0 t = 5.8V, the current mismatch degradation is reasonably well predicted for both
Vot > VIbias (the current mirror remains in saturation) as well as Vo0 t < VIbias (the current
mirror operates in triode region). From this plot, one can conclude that the current mirrors
should always be kept in the 'hard' saturation (Vout > Vaijas in Figure 4-4) region not only
to avoid the Vd-dependence of the drain current, but also to reduce the effect of hot-carrier
degradation. However, keeping Vt > Vbias can put the current mirror in avalanche-
breakdown region where the channel-length modulation parameter (CLM) A may dominate
the current mismatch.
Another effect that may contribute to current mismatch is the channel-length modula-
tion parameter A. When biasing in saturation, the drain current has a weak dependence
2 The correlation between K and VT can be derived by empirical data extraction, or by other means, and
it has been shown to have a weak correlation coefficients [34], [36]
3 Effectively, M2 of Figure 4-3 is DC-stressed with Vgs = 1.3V and V, = 5.8V
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Figure 4-4: Plot of measured and predicted current mismatch of simple current mirror.
on the drain voltage as can be seen by Equation 4.9. In a simple configuration, the output
node will have different (and usually higher) Vds voltage than the biasing transistor, and
therefore, the current mismatch will have an additional component due to A. As can be
seen by Equation 4.16, hot-carrier degradation does not directly affect A, except possibly
through the channel length L (which is a 2 nd order effect).
4.2.2 Output Resistance Analysis
From a practical point of view, the output transistor in a simple current mirror operates as
a single transistor with its gate voltage set by the biasing transistor. Therefore, the output
conductance degradation can be expressed by Equation 4.15, and similar to the mismatch
current degradation argument, the mismatch in output conductance degradation is also
given by the same expression. Output conductance is important, as will be shown later, in
situation where symmetries in a differential pair are required for Voffset calculation.
When the following convention is defined
AP P- -P
P - P (4.20)
where P can be any device parameters of interest, and the subscripts i and j denote the
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time progression of the parameter degradation (in the case of temporal analysis) or the
device number (in the case of spatial analysis), an expression for Aro/r, can be derived
from Equations 4.8, 4.15, and from the definition of r, = 1/gsd.
Agas AK 2AVT
9ds K V98 - VT
Ar" (4.22)
ro 1+F
In the next section where the Voffset expression is derived, Aro/ro is not of particular
interest, but rather, the parameter Aro. This quantity can easily be calculated from 4.22.
4.2.3 Output Voltage Swing
Another important figure in designing good current mirrors is the range of voltage swing
at the output node. At the upper limit, it is determined by the channel-length modulation
parameter A as well as whatever functional unit that is connected to the output node. At
the lower limit, the 'drain' voltage of the output transistor must remain at least equal to
or larger than Vdsat
V0 Range Vupper - Viower (4.23)
= Vupper - Vdsat (4.24)
- Vupper - (V5 - VT) (4.25)
where Vdsat = Vg, - VT. Depending on the stress region, the degradation mechanism may
be different, resulting in either an increase or decrease in VT. In any case, the lower bound
of the Vo0 t range will shift according to the VT shift of the output transistor as shown in
Figure 4-5.
4.3 Differential Pair
The differential pair is probably the most widely used analog subcircuit. Its popularity
stems from the fact that it only amplifies differential input signals, rejects all common-mode
variations, and therefore, can be cascaded without the need for coupling stages. Typically,
a source-coupled pair works with a high-impedance load (either resistive or active-load
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Figure 4-5: Reduction of current mirror voltage swing.
CMOS) to yield a differential gain stage. Figure 4-6 shows an example of a differential pair
with a resistive load. Some of the important figure of merits are Voffset, differential-mode
voltage gain (A, or Adm) and common-mode voltage gain Acm.
Some of the earlier work has focused on the degradation of Voffset of a virtual source-
coupled pair [37], [38]. A virtual source-coupled pair is one similar to a differential pair
but with the drain of the transistors connected directly to VDD. The purpose of such is to
isolate the effects of mismatches in the impedance load and study the degradation of the
source-coupled pair only. For a source-coupled pair, Vffget is defined as the differential
gate voltage necessary to maintain identical drain currents through the pair.
Analysis of Voffset for a source-coupled pair is similar to that of current mismatch
in a matched transistor pair if one treats HCI degradation in a source-coupled pair as one
transistor in the pair degrades while the other remains unperturbed.. By rewriting Equation
4.9 in term of Vg, and differentiating yields
Vs = VT + (4.26)
S s = 6VT - (Id) 2K (4.27)9 2K K
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Figure 4-6: A generalized differential pair with resistive load.
Making a simple substitution of Equation 4.10, and letting 6 -± A
AVS = AVT - (V9S T A (4.28)
2 )K
Similar to Equation 4.12, Equation 4.29 states that the mismatch in source-coupled pair
Voffset is attributed to two components: one due to the mismatch in VT, and the other due
to a mismatch in K. The effect of mismatches in K can be reduced by properly biasing
the the transistor (through the 'correction' factor (Vg, - VT)). An analogous analysis for
transistors operating in the triode region will lead to the same expression if the correction
factor is expressed as Id/gm
AVSAV AK (4.29)
V (9M) K
A plot of Voffset for a source-coupled pair operating in the saturation region (Figure 4-7)
shows the existence of a linear relationship between Voffset and AIdlin. This is not only true
for source-coupled pair operating in the saturation region, but as also true for the triode
region as evident in Equation 4.29. Similar studies have also confirm the linear relationship
between Voffset and AIdlin [39], although there, Voffpet was plotted for source-coupled pairs
operating in triode region.
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Figure 4-7: AVofrset of a source-coupled pair exhibits a linear relationship with AIdlij.
4.3.1 Differential Pair Voffeet Analysis
A more useful subcircuit to analyze is the differential pair whose schematic is shown in
Figure 4-6. Here, a n-MOSFET source-coupled pair is connected to a high impedance
load-typically a p-MOSFET active load. To simplify the analysis, the high impedance
load is generalized to be R 3 and R 4 . In this analysis, Voffset is defined as the differential
output voltage Vut, - Voutn:
Vof fset Voutp - Voutn (4.30)
SIiR 3 - I2R 4  (4.31)
Let I be the average current of Mi and M 2 , and Al be the difference, and similar definition
for R,
1112 (4.32)
2
AI I1 -12 (4.33)
R - (4.34)2
A R -= R3 -- R4 (4.35)
47
Equation 4.31 becomes (after simplifying)
Voffset = IAR + RAI (4.36)
Equation 4.36 states that offset voltage at the output is due to mismatch in the current of
the NMOS source-coupled pair (the 2 nd term) as well as the impedance mismatch in the
the PMOS active-load (the 1 't term). Let Equation 4.22 be .F,, and Equation 4.12 be F,
one can further simplify Equation 4.36
A = F, (4.37)
Al = n(4.38)
I
Recognizing that there is a slight difference in interpretation 4 between Equations 4.37 and
4.34, a little algebra is needed to get Voffset
Voffset = IR ( + 2 (4.39)
2- F+ 2 - Fn
Substituting in Equation 4.11 along with the definition for ro, one gets
1 (2.F 2Fu
Voffset = I ( + 2-Yn ) (4.40)
AP 2 - F, 2 -. Fn
where A, is the channel length modulation for the p-MOSFET of the active load. Depending
on the relative magnitude of Y, and .F, one term may dominate the other in this expression.
By design either through the choice of circuit topology or biasing condition, one term can
be made arbitrarily smaller than the other. In this particular study, the design was such
that F, dominates F for the following reason:
e As an active load, the biasing transistor (M 3 in Figure 4-8) has V, = V~ VT, which
does not stress the device, whereas the output transistor (M 4 ) is being stressed with
high V, when Outp goes low. As a result, the AR mismatch could be quite large.
e As an input source-coupled pair, M 1 and M 2 of Figure 4-8 are equally stressed when
Vin and Vip are applied with sinusoidal signal. Consequently, the current mismatch
4R is the average of the fresh and degraded resistance, whereas ro is the fresh resistance.
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Figure 4-8: A generalized differential pair with PMOS active load.
AI (hence F,) is finite, but small comparing to AR (hence F,).
Realistically, the PMOS active load of the differential pair cannot be generalized as an
arbitrary passive impedance R as shown in Figure 4-6. Given the fact that I1 = 13 and
I2 = I4, a mismatch in Al between I1 and I2 will be 'fed-back' through the PMOS active
load, forcing the AI -+ 0 (see Figure 4-8). One can model this negative-feedback mechanism
using Black's formula [40]:
Output g (4.41)
Input 1+gf
where g is the gain of the feed forward, and f is the gain of the feedback path. With respect
to Figure 4-8, these parameters have the following values and meaning:
* Input: is the 'apparent' mismatch of Al.
* Output: is the 'effective' mismatch of AL.
" g = -1: because a decrease of 10 percent in 12 correspond to an increase of 10 percent
in I1.
* f = Av-dm (the differential-mode gain of the differential pair): because a mismatch
between I1 and 12 can always be translated to a differential gate voltage necessary to
maintain identical drain currents through a source-coupled pair (see Figure 4-7). This
differential gate voltage is amplified by Av-m of the differential pair and, in turn,
can 'correct' for the mismatch Al.
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Figure 4-9: Differential pair Voffset degradation as measured and predicted by Equation 4.40.
Applying the Black's formula correction factor to Equation 4.40, one can get an excellent
prediction for Voffset of a differential pair as shown in Figure 4-9. As can be seen, Voffset
degradation behavior is reasonably well predicted by the degradation function F instead of
F, indicating that the AR mismatch is the dominating term in Equation 4.40-confirming
our intuition of how a differential pair might degrade when applied with a bi-polar signal
input.
4.3.2 Gain Analysis
For a single-ended output differential pair whose schematic is shown in Figure 4-8, small
signal analysis yields the voltage gain to be
AV= m2 x ro (4.42)
where ro = (g9s2 + gds4)- 1 . Following the same analysis as before by taking partial deriva-
tives and dividing through by Av, one gets
AA, Agm2  Aro (443)
Av 9m2 ro
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Figure 4-10: Measured and calculated gain degradation of a differential pair.
In this study, all devices were designed with minimum channel lengths so Aro is non-zero
for both M 2 and M 4 . By substituting Equations 4.13 for Agm2 /gm 2 , and 4.22 for Ar,/ro,
one can obtain a good prediction from Equation 4.43 as evident from Figure 4-10. In
addition to having M 1 and M 2 being similarly stressed, and hence having the same amount
of degradation when the differential pair is applied with a sinusoidal signal, both Mi and
and M 2 are stressed in the low Vg, (~ VT) region where the dominant mechanism is hole-
injection.
The gain expression given by Equation 4.42 is the differential-mode gain-a change in
incremental output voltage per unit change in differential input Vi -Vip. Another important
figure of merit for a differential pair subcircuit is the common-mode gain-the change in
incremental output voltage per unit change in common-mode input voltage (Vn + Vip)/2
Av-cm = gmi X ro3  (4.44)1+ 2gmirr
where ri is the output impedance of the tail current source.
Typically, 2gmir > 1, and if both the numerator and denominator are divided by this
51
number, its Taylor expansion yields
1
Av-cm 29.3rI (4.45)
2gmirl2 1 1
2g1 3 r I - 2grir) (4.46)
As one can see from Equation 4.46, the common-mode voltage gain has a first-order de-
pendence on the biasing current IB (and any disturbances thereof), and a second-order de-
pendence on gmi (or gm2) degradation. If the tail current source is not ideal-implemented
by a simple current source as described in Section 4.2-then the differential pair would be
subjected to common-mode gain degradation with a linear relationship of AIB.
4.4 Single Stage Amplifiers
In most amplifier applications, a second stage amplifier are typically employed to achieve
the high gain necessary. These second stage amplifiers can either be current-gain stage or
voltage-gain stage, and are as simple as a common-source amplifier, or as complicated as
cascode-amplifier with feed-back.
4.4.1 Common-Gate Amplifier (C-G)
Typically known for its extremely high output impedance, and unity current-gain, the
common-gate amplifier is often used in a cascode configuration where a very high voltage
gain can be achieved by exploiting the high output impedance. From small signal analysis,
the transconductance of a C-G amplifier is
Gm gm x (1+ Xm) (4.47)
Xm 2 (4.48)
where the factor Xm accounts for the body-effect transconductance when the source is not
tied to the body. Typically, this term is - 0.2, and does not contain any terms that can be
affected directly by hot-carrier degradation. According to Equation 4.48, the transconduc-
tance degradation of the C-G amplifier is simply Agm of the transistor.
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Figure 4-11: Simulated and predicted gain degradation for C-S and S-F amplifiers.
4.4.2 Source Follower (S-F)
Often used in interstage coupling situations, the source follower has characteristically high
input impedance, low output impedance, and near unity voltage gain. The source follower
is rarely referred to as a gain stage, since its use is a voltage buffer. Small signal analysis
yields
AV m (4.49)
gm(1 + Xm) +
where RL is the load resistance as seen by the source of the source-follower stage. When
the source of the SF stage is connected to an ideal current source such that RL -+ 00
1
AV ~ X(4.50)
1l±Xm
Since Xm does not degrade with hot-carrier degradation, one can see that the gain of the
source-follower is not affected by hot-carriers. This effect is shown in Figure 4-11 where the
simulated 'gain' of the source-follower (shown as triangles) does not change significantly as
transistor degradation quantity Age increases.
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4.4.3 Common-Source Amplifier (C-S)
One of the more common voltage gain stages is the common-source amplifier, where the
input is at the gate and the output is taken at the drain of the transistor. When source-
degeneration is used, the CS amplifier can provide an improved output impedance. When
it is not used in a degenerated configuration, as in most cases, the common-source amplifier
has a gain of
Av = 9m (4.51)
go + gL
where gm is the transconductance of the transistor, go is the output conductance of the
transistor, and gL of the load. Assuming the load conductance is non-zero but does not
degrade with HCI degradation, the gain degradation of the C-S amplifier would be
AAv 
_ Agm A go(
___ g~ 0 ±gL(4.52)Av gm go +gL
When the load resistance is large compared to the transistor output resistance (gL < go),
the gain degradation of the CS amplifier simply depends on the transistor degradation.
Shown in Figure 4-11 are the simulated and calculated gain (according to Equation 4.52) as
a function of transistor degradation quantity Age for an NMOS common-source amplifier.
For all measurable device degradation (Age), the C-S degradation model fails to predict,
namely it under-predicts the actual degradation in a C-S amplifier. This phenomenon can
be explained as the shifting of the DC biasing point of the C-S amplifier due to hot-carrier
degradation.
Shown in Figure 4-12 (a) is a typical schematic of a C-S amplifier where the gain (Av =
Vot/Vin) is given in Equation 4.51. In the limit of ANit -+ 0 (small device degradation),
AAv of this C-S amplifier can be predicted by simply differentiating the gain with respect
to gm and go as above. However, when ANit becomes larger and the limit fails, the hot-
carrier induced degradation ANit shifts the biasing point of the C-S amplifier to a new DC
operating point (to a lower ro region), where the C-S gain is reduced not simply due to a
Aro alone but also to higher V, value of the new DC operating point.
This effect is shown qualitatively in Figure 4-13. When the active load current is set
at Ibias = 0.9 mA and the input voltage is operating at VIN = 1.5 V, the output node
will have a DC-operating voltage of - 3.1V in a fresh circuit, and - 3.4V in a degraded
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Figure 4-12: C-S amplifier with feed-back path from output to input to adjust V, biasing as V0st
changes.
circuit. This shift of the DC-operating voltage at the output node moves the transistor out
of the 'maximum r0 ' range into the avalanche region where r, can be quite small. One can
see that the more ANit there is, the more the DC-operating voltage will be shifted-into a
much higher V, voltage range.
Similarly, when the C-S amplifier is implemented with a p-MOSFET transistor, ANit
degradation will causes the transistor to operate at a smaller V, DC point (opposite to that
of an n-MOSFET C-S amplifier since AId > 0 for PMOS transistors). To compensate for
this positive feed-back 'degradation' in a C-S amplifier, one can employ negative feed-back
from the output node to the input such as one shown in Figure 4-12 (b). When the V0st
is perturbed from its nominally set value of +AV, it will be reflected at the input gate
voltage by +AV/Av, raising the biasing current of the transistor and driving down V0st
to its nominal value. This topology, however, is difficult to implement in an integrated
environment where large feed-back resistor value is required.
4.5 Device Extraction of Accelerated Stressing Data
The transistor and circuit degradation models were derived based on the Schichman-Hodges
SPICE Model 1 [41] to provide a balance between simple calculations and physical meaning
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Figure 4-13: The shifting of the DC operating point of an C-S amplifier with large ANt.
on the one hand, and accuracy on the other. The two important quantities in these equations
are the threshold voltage VT and mobility p (through the quantity K), and these can be
measured using standard device characterization methods. VT can be extracted using triode
ID-VG extrapolation method, and K (for both triode and saturation) can be computed if
the terminal currents and voltages are known (using Equations 4.1 and 4.9).
Earlier studies have degradation models based on parameters that are either difficult
to measure (ANit) or irrelevant to circuit designers (AIdlij). In this framework, circuit
degradation models have been developed based on three simple device parameters that are
measurable during device stressing experiments: AVT, AKjj, and AKsat. Notice that the
choice of these parameters is the result of choosing SPICE Model 1 to begin with. Had
another SPICE Model been chosen, the device parameters would consequently be different.
To extract AVT and AK, Equations 4.1 and 4.9 can provide insight. In the triode
region, V, is small so that the V2 term in Equation 4.1 can be ignored
I = K (Vgs - V)Vds 2 ) (4.53)
KVds(Vgs - VT) (4.54)
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Figure 4-14: Id, vs. V., plot to determine VT and K in the triode region.
Equation 4.54 has the form of y = mx - b where
m KVs (4.55)
b KVsVT (4.56)
A plot of Ida vs. Vqs will yield a straight line of slope KV, and x-intercept of VTlin as shown
in Figure 4-14. The current in the low-V., region is not included in the fitting because the
channel has not yet been formed. The current in the high-Vs region is also not included
in the fitting because of the mobility degradation due to vertical field. If the term V' is
not sufficiently small, then the best fitting line would still have the same slope of KVda, but
V 2
with a slightly larger VTin (or x-intercept) (- Kf). In this study, Vs = 50mV so that
the error is less than 5%.
When VT and K extracted from triode region ID-VG are insufficient to predict the device
behavior, one can use Vr-sat and Ksat extracted from the saturation region of ID-VG to get
better accuracy. To achieve this, a plot can be constructed for 'Id vs.V, using saturation
region ID-VG, if AV, < 1 is assumed in Equation 4.9. Such a plot will yield also a straight
line with slope VKsat/2 and x-intercept of V st. All other CDMs using VT and K can
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Degradation Stressing 1s VT K
Mechanism PMOS NMOS PMOS NMOS PMOS NMOS
Hole Injection Vs Vds Vs VT + - - -
Interface States V9s ~ Vds/2 Vgs - Vds/2 - -- - --
Electron Injection Vs VT Is Vds - - - - -
Table 4.2: Different degradation mechanisms and its effects on device parameters.
still be used with VT-sat and Ksat.
Table 4.2 shows the different degradation mechanisms when the devices are stressed
with varying V, along with the expected increase or decrease in the device parameters VT
and K. Although the table shows three distinct degradation mechanism, the effect of each
mechanism is really a continuum rather than an abrupt transition. The double plus or
minus sign indicate an increase or decrease (in absolute value) of the device parameters and
measurable by experiments. The single plus or minus sign indicate an increase or decrease
(in absolute value) of the device parameters as predicted by theory but not necessarily
measurable by experiment due to the robustness of the technology.
4.6 Device Degradation Under Operational Condition
In the previous sections, the effort has been a focus on the determination of device degra-
dation (AId/Id or Agm/gm) and circuit performance degradation (AA, or AVoffset) given
a device parameters degradation (AVT and AK). More generally,
ADev = f (AVT, AK) (4.57)
ACkt = f (AVT, AK) (4.58)
where ADev and ACkt are some device and circuit performance parameters. What remains
are the task of determination of AVT and AK. To accomplish this, we revisit Equation 2.5
(repeated here for convenience) where the A on the left-hand-side can be generalized to any
device parameter
A =[ J "Isu)m T] (4.59)
HW Id
It has been shown that the hot-carrier parameters m, n, and H have a dependence on the
gate-oxide field near the drain end, or more generally, Vg [30, 421. After one characterizes
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this behavior by stressing a number of devices spanning different Vs and Vs voltages, hot-
carrier parameters m, n, and H will be thoroughly described, and therefore, in theory, can
predict the degradation behavior of devices operating under normal conditions by:
* Running SPICE simulation of the circuit with operational voltage supply values to
determine terminal voltages and current of the transistors
* Applying Equation 4.59 with the correct current and voltage, which will yield the
appropriate degradation values
This method of determining device level degradation has been widely accepted and
verified. By choosing a few appropriate parameters-namely VT and K, one can generalize
this model to numerous other device parameters, and as well, develop a circuit degradation
model based on VT and K degradation behavior. The accuracy of this approach depends
on how well the device behavior can be characterized by SPICE Model 1. In general, this
approach is sufficiently precise given the statistical nature of hot-carrier stressing and the
many sources of variations that can contribute to hot-carrier degradations [30, 31]. (Also
refer to Appendix A.)
4.7 Summary
To predict accurately analog (sub)circuit-level performance degradation, an analytical ex-
pression equating circuit performance parameters to device-level quantities reflecting hot-
carrier degradation must be developed. From an analog point of view, circuit analysis can be
normally carried out using SPICE Model 1 as a first order estimate of circuit performance.
Taking advantage of well-proven circuit analysis techniques, hot-carrier reliability analysis
also uses SPICE Model 1 as the starting point to predict device performance degradation,
and ultimately circuit performance degradation.
SPICE Model 1 is chosen for its simplicity as well as the physical interpretation of
each of the parameters in the equations. Namely, mobility p is captured in the term K,
and threshold voltage is represented by VT. These two parameters are the most affected
parameters by hot-carrier degradation, and by monitoring and modeling the degradation
as perturbations, circuit performance degradation due to HCI degradation can be observed
easily. For an improved model accuracy, parameter A can also be monitored and included
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in the gds calculation, but this will come at the expense of increase model complexity.
Using SPICE Model 1 as the starting point, degradation of conductance, transconduc-
tance, and drain current are derived all based on the degradation of the parameters VT and
K. Correspondingly, circuit performance parameters were also developed based on these
small-signal device quantities. Correlation between the values predicted by the CDMs and
measured data shows a good fit for simple current mirror, and differential amplifier. Quali-
tative trends and predictions in single-transistor amplifiers such as common-source amplifier
(C-S) and source-follower have been shown to correlate quite well with the model. Where
the model fails to predict actual degradation (in a C-S amplifier), a detailed analysis of the
degraded transistor under typical operating voltages provided insights into the changing
biasing conditions with stress.
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Chapter 5
Analog Design For Reliability
The previous chapter is dedicated to analyzing circuits designed for hot-carrier reliability. If
the analysis steps are made simple enough with reasonable accuracy, then the methodology
can be implemented into the design phase of analog circuits. In this chapter, a series of
performance and reliability curves spanning the analog design space are presented to provide
a tool to help designers in the preliminary phase of circuit design.
5.1 Analog Design Space
In addition to selecting the analog building blocks, analog designers also pick the biasing
conditions for the circuits to operate. Depending on the design specifications such as gain,
bandwidth, supply voltage, output swing, common-input range, offset, noise, etc., designers
must decide on a suitable configuration and determine the appropriate device sizes as well
as the proper biasing voltages and currents. Generally, the more drain current Id devices
are biased with, the more bandwidth the transistors can handle. However, these transistors
then operate in the worse-case hot-carrier stressing regime. In general, there is an trade-off
process between performance and reliability involved in the design process.
At the transistor level, one can see from Equations 4.12, 4.13, 4.15 that the degradation
of these parameters has a linear relationship with AK/K. However, they have an inverse
relationship with Vq - VT, which is proportional to gm/Id, the biasing condition of the
transistor. By increasing the biasing current, the effect of VT degradation can be reduced
by V'7 , and the effect of AK/K becomes dominant in these Equations. Inversely, when
the transistor is biased with smaller Id (toward the weak inversion region), the effect of VT
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Figure 5-1: Effect of AVT as a function of Vg, - VT (or gm/Id).
becomes more important in determining the amount of degradation. This effect can be seen
in Figure 5-1.
From a subcircuit point of view, the current mirror biasing level can both determine the
amount of induced degradation in the transistors as well as the effects of the degradation
on circuit performance. As a typical measurement of the degradation in a transistor, the
quantity Age, which was defined in Equation 2.6, relates its dependence on 'sb, Id, and t
(for time) in the n-MOSFETs, and Ig, and t in the p-MOSFETs case.
Shown in Figure 5-2 is the amount of degradation as a function of both 'bias and V. For
a given output voltage, the degradation decreases for increasing 'bias because this would
increase the Vg, (decreasing Vdg) of the output transistors driving it away from the peak
Isub stressing condition. At the same time, an increase (or decrease) in ten percent of
the output voltage V, could change the amount of degradation by as much as a decade of
change in biasing current. Intuitively, a decade change of biasing current would translate
to approximately 60mV of Vgs, while a ten percent change of V would be the equivalent to
about 300mV.
The degradation amount, however, does not tell the whole picture. The transistor degra-
dation and the biasing condition could also have significant impact on circuit performance
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Figure 5-2: Simulated degradation as a function of IbIW and V for a current mirror.
as shown in Figure 5-3. Given a fixed amount of degradation (Age), its effects on the
current mismatch of a current mirror can be significantly reduced by biasing the mirror at
higher Ibias/Wrawn. For a given amount of Age, its effect on Id would be larger if the drain
current is small, and similarly, a fixed amount of AId (or Age damage) would be a smaller
fraction of the overall Id if Id is large as shown in the Figure. Drawing from both Figures
5-2 and 5-3, one can see that biasing the current mirror at high Ibias/Wdrawn reduces the
amount of degradation (Age), and therefore its impact on circuit performance.
For simple current mirrors, parameters such as Ibias /Wdrawn, power supply voltages, and
nodal biasing voltages are a few different design variables that can be chosen to properly
bias the circuits. For other subcircuits such as differential pairs and single stage amplifiers,
choices of design variables include the bias voltage, common-mode input voltage, differential-
mode input voltage, etc. Collectively, these design variables span an analog design space
over which the performance of the circuits may vary. If appropriate parameters are plotted
spanning the analog design space, information can be extracted by designers for use in the
design process. Information such as the biasing conditions that will maximize the gain of
a differential pair, or minimize Voffset of a source-coupled pair. Such plots convey circuit
performance variations over a wide range of biasing conditions.
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Figure 5-3: Current mismatch as a function of IbIW and Age.
At the same time when the biasing conditions are varied, different transistors in the sub-
circuit may see different terminal voltages, and therefore will degrade accordingly. Through
the use circuit reliability curves that plot the degradation and/or susceptibility to hot-carrier
degradation, circuit designers can correlate and make trade-offs between operating regions
to maximize performance and minimize degradation.
5.2 Circuit Performance Curve
As previously mentioned, the source-coupled pairs have many uses in differential amplifica-
tions. Though rarely used without some impedance load, the study of virtual source-coupled
pair Voffset degradation is still useful in cases such as folded-cascode amplifiers.
When the drain of the source-couple (S-C) pair are connected to nodes of different
voltages, hot-carrier degradation in the transistors will manifest itself as a Voffset degra-
dation (the differential gate-voltage necessary to sustain identical drain current through
the transistors when the drain voltages are the same). Shown in Figure 5-4 is the Vffet
degradation of a S-C pair with different operating current densities and differential drain
voltage. When the drain voltages of the transistors are the same, one would not expect any
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Figure 5-4: Vof fet degradation as a function of bis, and V for a source-coupled pair.
AVoffset. However, with a drain voltage difference as small as 1OOmV 1 , noticeable V1 offset
degradation can be observed after 10 years of operation. As the drain voltage difference is
increased (to 200mV), AVoffset also increases as one would expect, since the degradation is
proportional to Vd,. As a function of current biasing through the S-C pair, one can see that
as the current density increases, Voffset degradation becomes more pronounced. This is
because when the current per micron width is increased, the transistors are operating more
towards the triode region than with small current density, and the effect of HCI degradation
in the triode region is always more pronounced than in the saturation degradation.
Quite often, designers would like to know the impact of a 'pre-existing' device mismatch
on hot-carrier degradation. At time = 0, device mismatch such as AVT are designed to
be zero. With time, hot-carrier effects will degrade device parameters including VT, and
circuit performance parameters, such as Voffset as shown in Figure 5-4. However, if AVT at
time = 0 (denoted AVTo) is non-zero, hot-carrier degradation may affect circuit performance
differently depending on the circuit biasing condition as well as the initial value of AVTO as
shown in Figure 5-5.
The operating and measurement conditions for Figure 5-5 are identical to that of Figure
1 Vdi = 3.3V, and Vda2 = 3.4V in Figure 4-6.
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Figure 5-5: Dependence of A/Voffset on Ibias and the initial VT mismatch.
5-4 (AVds = O.1V, and t = 10yr). When AVTO = 0, AVoffset of a S-C pair can be quite
significant when the differential of the operating drain voltages is as small as 100mV (shown
as the filled-circle in the Figure). This degradation in Voffset is only enhanced when there
is a negative AVTO. In addition to the fact that Vs2 > Vdal, if VT1 > VT2, more of the
biasing current will flow through transistor M2, causing it to degrade more. As a result,
the differential gate voltage V2 - Vgl must also increase accordingly to maintain identical
current through Mi and M2. Similarly, when the initial AVTO is positive (i.e., VT1 < VT2),
then there will be less current flowing through M2, and therefore less degradation (shown
as clear-circle in Figure 5-5). If AVTo is sufficiently large, Vffset degradation could actually
changes sign despite a larger operating V, as shown in the Figure. In short, initial device
mismatches in a S-C pair may enhance or reduce the effects of HCI degradation depending
on the impact of AVTO on the drain current of the transistor in question.
There are infinite number of combinations of circuit parameters versus design variables
one can make to study the impact of HCI degradation on circuit performance. While some
circuit parameters, when plotted, may make sense, the majority of the combinations circuit
performance/design variables do not contribute any significant information for designers.
Shown in Figures 5-4 and 5-5 are a few samples of circuit performance curves one can plot
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Figure 5-6: Gain variations of a differential amplifier spanning Vid and Vdd design space.
and examine the effect of HCI degradation with different biasing conditions. Another type
of circuit performance curve plots the circuit performance at time = 0 (fresh circuit) rather
than at sometime in the future (degraded circuit). Such an example is shown in Figure 5-6
where the gain of a differential pair (6 v 0 /6 vdi) is plotted against the design variables Vdd
(power supply voltage) and Vid (the differential input voltage V i - V 2 ). Since the circuit
is optimized to operate at lower power supplies (t2V), the gain is almost symmetric with
respect to Vid in the low Vd region. At higher power supply voltages, second-order effects
begin to have significant impact on circuit biasing condition causing the maximum gain
region to skew towards the negative Vid region.
These types of circuit performance curves are readily available from SPICE simulation
data. Except for second-order and short-channel effects, circuit performance on variations
of biasing conditions can be easily visualized by experienced designers. However, with 'pre-
design' SPICE simulation data, one can also make circuit reliability curves where regions of
high susceptibility to HCI degradation are plotted spanning the same analog design space.
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Cool: Hot: Dangerous:
No HCI degradation HCI degradation High HCI degradation
n-MOSFETs
p-MOSFETs
Vds < 4V
Vds > -5V
4V < Vs 5 5V
-5V > Vs > -8V
Table 5.1: Reference voltage definitions for circuit reliability plots.
5.3 Circuit Reliability Curve
Complimentary to the circuit performance curves presented in the previous section is a set of
hot-carrier reliability curves (or contours) that show the impact of biasing conditions on the
amount of degradation of each transistor. Instead of plotting the circuit performance (such
as gain or Voffset) versus design variables, circuit reliability curves plot the degradation
(or susceptibility to degradation) of each transistor under various biasing conditions. An
example of circuit reliability curve has already been shown in Figure 5-2 where the degrada-
tion quantity Age was plotted against the design variable Ibias/Wdrawn and V. This type
of circuit reliability curve, however, is not widely practical because of the quantity Age.
Although Age denotes the amount of degradation, it does not provides any insight into how
circuit performance may be affected without the inclusion of Figure 5-3.
Utilizing SPICE simulation data, one can plot a different type of reliability curve where
information such as terminal gate and drain voltages of the transistor are translated to the
circuit's sensitivity to hot-carrier degradation. By sweeping the design space using SPICE,
one would have access to nodal voltages and current, that with appropriate differentiation,
can reveal the small signal voltage (or current gain), input (or output) impedance, sensitiv-
ities to power supply variations, etc... By setting a reference voltage by which one can say
a transistor is under 'hot-carrier stress' conditions, and another higher reference voltage for
indications that a transistor operates under a 'dangerous' condition, one can superimpose
these reference conditions for all the transistors in a subcircuit and plot the degradation
susceptibility of the subcircuit.
Defining the range of 4V - 5V for n-MOSFETs as the 'normal' HCI degradation range
and -5V ~ -8V for p-MOSFETs 2 , Figure 5-7 plots the contour of the biasing regions
(spanning Vdd and Vid design subspace) where at least one or more transistors (of Figure
2Table 5.1 lists stressing voltage range for a 3.3V process.
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Figure 5-7: Example of a hot-carrier susceptibility contour. Red indicate dangerous, yellow hot,
and orange cool operating conditions for the devices indicated by the coded values.
4-8) are operating in the indicated cool (orange), hot (yellow), or dangerous (red) regions.
The values inside are coded to indicate the transistor number that are being stressed
0 indicates no device is being stressed, 4 indicates device M2, 6 means devices Mi and M2,
16 is device M4, and 18 for device Mi and M4. A value of ince tyellow zone would
indicate that device M4 is has -5V V 2 -8V, and therefore would experience 'normal'
hot-carrier degradation, whereas a value of 6 in the red zone would indicate that device
Mi and M2 both have Vd, > 5V, and therefore would have 'high' hot-carrier degradation.
Rom the previous chapter, it was shown that when both transistor Mi and M2 are stressed
equally, the resulting impact on circuit performance is minimal since it is the mismatch
between Mi and M2 that makes the difference.
With only M 2 of the S-C pair being degraded, there will be a resulting mismatch in VT
and K, but its effects reduced by the the gain of the differential pair (Equation 4.41). When
the PMOS load is degraded, however, its effect is readily apparent in AVoffset as shown in
3 For each device Mi in Figure 4-8 that is being stressed, Value = 2
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Vid
<-200mV -200mV ~ 200mV > 200mV
<3V NoHCIA
3V ~ 4.25V + AA, No AAv - AAv
Vdd - AVoffset No AVoffset - AVoffset
> 4.25V + AAV - AAv - AAv
- AVoffset No AVoffset - AVoffset
Table 5.2: Summary of various gain and Voffset degradation for n-MOSFET differential pair span-
ning Vdd and Vid design subspace5 .
Figure 4-9. In order to keep the differential pair robust with respect to HCI degradation,
Vdd has to be less than ±4V and Vid < ±OOmV. If Vi 2 > ±l00mV, it can be inferred from
the Figure (and from previous analysis) that Vid be kept between 400mV - OV since only
transistor M 2 would be degraded.
From the gain analysis point of view, gain degradation depends on both the properties
of M 2 and M4, and therefore, Vid > ±200mV and Vdd > t3V are the operating regions
which would result in maximum gain degradation. From Figure 4-10, it was shown that
gain degradation has a stronger dependence on M4 than on M2, and therefore one should
keep Vid -100mV to reduce significantly the gain degradation. Table 5.2 summarizes the
trade-off between gain and Voffset degradation for various biasing regions of a differential
pair. In summary, the contour in Figure 5-7 provides a visual approach for deciding a
biasing regions that minimizes exposure of the differential pair to hot-carrier degradation,
and together with the circuit performance curve of Figure 5-6, allow designers an easier way
to make trade off between performance and reliability.
Hot-carrier susceptibility contours for the differential pair can also be constructed to
span other design subspaces such as biasing current (Ibis) and the common-mode input
voltage (VcM) as shown in Figure 5-8. These plots do not reveal any interesting pattern or
contribute any significant information except for the fact that with the same reference volt-
age definitions in Table 5.1, the differential amplifier is not susceptible to HCI degradation
with VDD < 4V. This means that by focusing on the susceptibility contour spanning VDD
and Vid, one can still ensure hot-carrier resistance of the differential amplifier with respect
to AA, and AVoffset.
By incorporating information in Table 5.2 into Figure 5-7, one can develop the circuit
5 Subjected to the reference voltage conditions defined in Table 5.1. + indicates a positive A and - means
a negative A.
70
0 6 6
-0.2 6 6
-0.4 66
-0.6
-0.8
-1
2 2.5 3 3.5 4 4.5 5 5.5 6 6.5 7
Vdd
()
-1.5
-2
-2.5
-36A
-3.5
-4 6
-4.5
-56
-5.5
2 2.5 3 3.5 4 4.5 5 5.5 6 6.5 7
Vdd
(b)
Figure 5-8: Hot-carrier susceptibility contours for a differential pair spanning spanning VCM (a)
and bis, (b).
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reliability contour for gain and Voffeet degradation as shown in Figure 5-9. The green regions
indicates the differential amplifier does not experience any degradation, blue indicates it
will have negative degradation, and red means positive degradation. To determine gain
degradation, Equation 4.43 is examined in detail.
* M 4 degradation would result in increased ro, and therefore increases gain.
" M 2 degradation would cause gm2 to decrease, and therefore reduce gain.
* Secondary effects such as AIB due to tail current source degradation has been ignored.
Similarly, Equation 4.40 was examined in detail to determine Voffset degradation. For both
AA, and AVoffset, difficulty may arise sometimes when there are competing components
that can affect the degradation. For example, when M degrades, Voffset tends to increase
(positive A), whereas when M 2 or M 4 degrades, AVoffset tends to be negative. In these
instances, one would have to weigh the effects of different degradation on the transistors to
properly reflect AVoffset.
It is worthwhile to point out that hot-carrier degradation is a continuous function of the
lateral electric field (and hence Vd,) rather than a discontinuous one that has a reference
voltage that would turn on and off hot-carrier effects as indicated by Table 5.1. The voltage
definition shown in that table was rather high-in the range of device DC stress voltages,
for the power supply voltages Vdd in the circuit reliability contours-also in the range of
circuit AC stressing voltages. In practical cases where operational power-supply voltages
are lower, the reference voltage definitions in Table 5.1 will have to be scaled accordingly to
reflect the long-term reliability of the circuit. With appropriate scaling, the final contour
plots of circuit reliability should look similar to those that are shown.
5.4 Application & Implementation
To demonstrate the utility of reliability contour, a differential pair amplifier was simulated
with high Vdd, Ibias = 0.5mA and Vid = Vin - Vi, > OV in the form of a square wave.
At sufficiently high Vdd (but not into the 'dangerous'-red zone), one can see from Figure
5-7 that only transistor M2 is being stressed. As a result of HCI degradation in M2, its
conductance, transconductance, and drain current will degrade according to Equations 4.15,
4.13, and 4.12 respectively. From CDM Equation 4.43, the gain of the differential amplifier
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Figure 5-10: Dependence of differential amplifier degradation on M2 degradation.
has a strong functional dependence on Agm and Ar, of M2 if the PMOS load is designed
to have very long channel length.
Similarly, according to CDM Equation 4.31, Voffset degradation for the differential pair
operating with such a biasing condition will only depend on F'-the mismatch between
transistor MI and M2, and more specifically on M 2 only. Observation of experimental data
does exhibit such a trend as shown in Figure 5-10 [9]. Here, a differential amplifier having
p-MOSFET current mirror of channel length of several microns as the load was stressed
at high power supply voltages. Vi, = OV, and Vip = -0.5VDC i 500mVAC square wave.
As can be seen, both the gain and Voffset degradation have a strong dependence on M2
degradation.
As another example, differential amplifier degradation data in Figures 4-9 and 4-10
was collected from the stress of a differential amplifier with Vid - t200mV, and the p-
MOSFET current mirror having submicron channel lengths. As can be seen from the
reliability contour, Vid ;> 1OOmV will result in the degradation of both M2 and M4. Since
M2 degradation is suppressed by the feedback mechanism of the active load, mismatch in
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the active load is the determining factor in both AA, and AVoffset.
Shown previously are circuit reliability curves (and sometimes contours) for some of
the more common analog subcircuits spanning a few design variables. The point was to
present this information in conjunction with the circuit performance curves so designers
can made intelligent trade offs between performance and reliability. This can be done in
a couple of methods. One method is the way that has already been shown: presenting
the information for a few interesting circuit parameters (circuit performance parameters
Voffset, gain versus design variables Vdd, bias, and Vo). Realizing that there are an unlimited
number of combinations of performance parameters and design variables, this method has
an inherent limitation on the number of plots one can present.
Another method is to build this knowledge into the circuit simulator to provide a one-
step analysis to circuit design. Since the terminal voltages and current data are readily
available from a single sweep of the design variables, one can 'specify' the type 'reliability'
information, or output format, from the analysis types-much similar to a SPICE run where
one can specify an analysis type (.DC, .AC, .TRANS, etc.) independent from the output
variables (V(x,y), I(xy), LXnn, LVnn, etc.). In this work, UNIX scripting languages PERL,
TCL/TK, and AWK were used 6 as a pre and post-processor to SPICE simulator to sweep
the design variables Ibias, VCM, Vdd, and V. The concept can be easily extended and
incorporated into SPICE circuit simulator. By programming the modified reference voltage
definition as well as the meaning of AGE into the programs, SPICE output can indicate
the reliability of a circuit in addition to any performance analysis.
5.5 Summary
Analog circuits can be designed with infinite number of design variables (called analog design
space) combinations (such as Ibias, VDD, VCM, Vid, etc.). In term of optimal performance
biasing, only a few of these combinations can meet the design specification. Circuit perfor-
mance curves are designed to help circuit designers to 'visualize' and choose the appropriate
combinations of design variables to meet the requirements. For transistors operating in the
'typical' ranges, and how the performance may vary over some of the common design vari-
ables, experienced designers may already be able to discern. With the aid of pre-simulated
6 Sample of these scripting programs are included in the Appendix.
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SPICE data, performance curves for the less-common design variables, or for transistors
experiencing second-order or short channel effects, can be viewed easier.
Since degradation is a sensitive function of V, (and less so with Vs), it was shown that
the amount of hot-carrier degradation as a result of a ten percent change in output voltage
of a current mirror can be as significant as the degradation resulting from over an order
of magnitude change in the biasing current. Simply put, changing the biasing current is
equivalent to changing the V and variations in the output voltage is the same as changing
the Vs. With this understanding, it was also shown that the effect of HCI degradation
on circuit performance can (sometimes) be significantly reduced by biasing the transistors
with small gm/Id. This phenomenon can be seen from the CDMs: device degradation (and
hence circuit degradation) has a linear relationship with mobility degradation AK/K, and
an inverse relationship with the biasing current Id with respect to AVT. That is, the effect
of AVT can be reduced by increasing the biasing current (and hence V, - VT).
Along with the circuit performance curves, circuit-level hot-carrier reliability (or 'sus-
ceptibility') contours were plotted spanning the common design variables. Susceptibility
contours show biasing regions of a differential amplifiers where the individual transistor
may experience significant degradation. This information, when used with the Voffset or
gain degradation CDMs, can provide insights to how the circuit may operates and allow
designer to make better trade off decisions.
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Chapter 6
Case Study: Operational Amplifier
Design
In this chapter, the proposed method is demonstrated and applied to the design process of
an operational amplifier (op-amp). To verify the performance specification, HSPICE circuit
simulator was used, and to assess hot-carrier reliability of the circuit, BTABert simulator
was used [43].
BSIM3v3 SPICE Model 49 was used in the circuit simulator. Both n-MOSFET and
p-MOSFET models were extracted from experimentally measured data of devices with
geometries W/L = 10/0.6 pm. The n-MOSFETs are Lightly Doped Drain (LDD) devices
with Leff = 0.3pm, and p-MOSFETs are buried channel transistors with Leff = 0.2pm
and both are fabricated on a 3.3V process technology. Other device level parameters such
as threshold voltage and mobility are listed in Table 6.1. These are extracted from triode
region ID-VG as was shown in Figure 4-14 and [33].
For the reliability simulator model, AId-1 was used as the degradation monitor (Equa-
tion 2.5). Thorough characterization of the degradation parameters m, n, and H was done
by stressing DC devices to cover a wide range of Vg, and V, voltages and its Vda dependence
K' = pCox VT A
n-MOSFET 213 (pA/V 2) 0.727 V 0.017 V-1
p-MOSFET 60.2 (piA/V 2 ) 0.901 V 0.105 V-1
Table 6.1: Device parameters used in operational amplifier design.
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is modeled by linear interpolation using table lookup as recommended by [30], [42].
The degraded SPICE model files were extracted from a single device stressing at peak
Isub, and its I-V taken at various time during the DC stressing. Implicitly in this study, it
is assumed that:
1. p-MOSFETs degradation is mainly due to electron injection (V, ~ VT): At accel-
erated stressing conditions, this assumption was validated with several devices stress
measurement. Outside this low-gate voltage range, p-MOSFETs degradation was at
least an order of magnitude smaller given the same drain voltage value. The assump-
tion here is that at operational voltage conditions, the degradation mechanism is also
electron injection (low V., values).
2. n-MOSFETs degradation is mainly due to interface state generation (IS) (V, - Vds):
Other degradation mechanisms beside interface-state in n-MOSFETs have been theo-
rized to be hole-injection (HI) (Vq, - VT) and electron-injection (EI) (V s ~ Vd ). The
effects of IS and EI degradation mechanism on device behavior are similar-increased
VT and decreased p. This can be modeled (and accounted for) with the Vg depen-
dence of m, n, and H. On the other hand, the effect of HI degradation mechanism on
device performance is a decreased in both VT and p. While this can make it difficult to
do reliability simulation, hole-injection degradation mechanism has not been observed
in the accelerated stressing conditions. Therefore, it is assumed that this is also the
case at operational voltage condition.
The basis for these assumptions, as well as their implications, are further explored in
Appendix A.
6.1 Design for Performance
To fully demonstrate the ideas thus far presented, a compensated, two-stage unbuffered
operational amplifier will be designed. Because the underlying device technology is a 3.3V
technology, the power supply voltage for this operational amplifier design will be restricted
to ±2V. Furthermore, in order to demonstrate the concepts presented in this study, only
the subcircuits examined will be used (i.e. no cascode gain stages or cascode current mirror
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Low-frequency gain Ao > 45 dB
Unity-gain frequency fo > 100 MHz
Slew rate Sr > 4 V/ps
Phase Margin #M > 600
Load impedance CL = 10 pF
DC supply voltages VDD = -VSS = 2.0 V
Offset Voltage Vt,off < 50 mV
(Vout when V+ = V-)
Table 6.2: Operational amplifier performance specifications.
Wdrawn (pm) Ldrawn (pm)
Re 700 Q
ce 3 pF
Vbias Vss + 1.1V
M1 100.0 0.6
M2 100.0 0.6
M3 33.0 0.6
M4 33.0 0.6
M5  50.0 0.6
M 6  50.0 0.6
M 7 37.5 0.6
Table 6.3: Device geometries and values for Figure 6-1.
will be used). Coupled with this fact is the limitation of device channel lengths to 0.6pml.
As a result, high gain is not the main goal of the op-amp design, but a rather modest gain
of 45dB was the target. Other specifications are shown in Table 6.2.
Following the design methodology shown in [44], the first-cut design is shown in Figure
6-1. Using only devices with channel length of 0.6pm, the values for device channel widths
and the compensating resistor Rc and capacitor Cc are listed in Table 6.3. With these
values, HSPICE simulation yields the gain to be 46.2dB, fo = 122MHz, and #M = 640.
Subjected to the condition W 7 /W 5 = 0.5 x W 6 /W4 to reduce systematic Voffset, device
width W 7 was adjusted to get Vut ~ 0 when Vi = Vip. Due to the finite resolution of W7,
systematic Voffset was minimized to -0.8mV.
'To simulate HCI degradation, degraded SPICE files must be extracted from individual devices stressing,
and this was done only for minimum channel length device of 0.6pm.
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VDD
outn
Vin M1 M2 jP I Rc Vout
vcom
Cc CL
Vbias M5 Vbias M7
VSS
Figure 6-1: n-MOSFET input operational amplifier with compensation.
6.2 Design for Reliability
Using the previous design, a square wave input signal with tr = tf = 5mV/pS, 100mVp,
f = 16kHz was applied to V, while Vi, is grounded. Transient analysis from HSPICE
simulation shows that for one half of the period, when the input goes high, transistor M 2
and M 7 enter the hot region, and in the second half of the period, M 2 and M7 operate in
the cool region while M 4 and M 6 experiences high VS voltage conditions2
6.2.1 Differential Amplifier Input Stage
According to Figure 5-8 (modified for lower VDD), the differential amplifier will experience a
negative Voffset degradation. Voffset degradation as defined in Figure 5-8 (b) is commonly
referred to as the input-referred offset voltage (notation Vin,off), and it is related to the
Voffset defined in Table 6.2 as:
Vin,off - (6.1)
2 The reference voltage definition in Table 5.1 will have to be modified for lower, normal operating condi-
tion. As a first-order attempt, the nominal VS voltages (or DC condition Vd.) can be used as the threshold
between cool and hot regions.
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where A, is the voltage gain of the differential amplifier. From this Equation, a negative
Vin,off translates to a positive V0st,,ff, which in the circuit context, will drive V..t, more
toward VDD-
With respect to gain degradation, the gain of the differential amplifier will depend on the
relative magnitude of AM 2 and AM 4 . Without quantifying the relative degradation of these
two transistors, it is difficult to predict the sign of AA,. As a first-order approximation,
AM 2 cancels out with AM 4 , yielding the gain degradation of the differential amplifier close
to zero.
6.2.2 Second Stage Gain
The second stage of the op-amp is a common-source (C-S) amplifier with M 7 acting as the
(ideal) current load. Assuming for the moment that M 7 does not degrade, gain degradation
of the C-S is analyzed as follow. Degradation in the transistor will generally decrease the
voltage gain of the C-S amplifier. In addition, with the positive feed-back mechanism, as
previously discussed in Section 4.4.3, working to push M 6 further toward a low V, operating
region (small r,), the gain degradation of the second stage gain can really decrease.
When the degraded C-S amplifier is driven to operate at a lower V, value, the DC
operating point voltage of V0st will have a tendency to drift toward VDD, resulting in a
positive AVst,,ff.
6.2.3 Overall Op-Amp Degradation
The assumption of M 7 acting as an ideal current source is now relaxed, and its degradation's
impact on the overall op-amp performance is now analyzed.
6.2.3.1 Voffset
To minimized systematic offset voltage at the output node when V+ = V-, one would have
to size M 6 and M 7 such that
d-sat7 = Id-sat6 (6.2)
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If Id-sat7 > 'd-sat6 , then V 0 t,,ff < 0, and similarly, if Id-sat 7 < Ida-St 6 , then VLt,off will
be positives. When transistor M 7 of Figure 6-1 degrades, its Id-sat will decrease, rendering
17 smaller than its fresh nominal drain current 17. To make matters worse, a degraded M 6
will tend to increase 16 from its fresh value. As a result, one would expect Vout to increase
significantly in a degraded circuits due to two factors:
* The degradation of C-S amplifier putting M6 into low VS operating region.
" Id-sat7 < Id-sat6
6.2.3.2 Gain
The overall gain of the op-amp is simply the product of individual stage gain. Since gain
of the first differential input stage does not degrade (as a first-order approximation), and
the gain of the second stage C-S amplifier degrade quite significantly, the overall gain of the
op-amp would decrease.
This foregoing analysis is validated when the circuit degradation simulator BTABert
was used to predict circuit performance at the projected time of 10 years under the square
wave input voltage condition. Shown in Figure 6-2 is the Bode plots of output node V0st
for fresh and degraded circuit. As can be seen, the degraded circuits has slightly smaller
low-frequency gain and unity-frequency fo, and significantly reduced phase margin <0M.
By examining the internal node voltage at DC-operating point before and after the
circuit is stressed, one can verify Voffset and gain degradation of each individual stage.
Table 6.4 lists the internal nodal voltages as well as the small-signal transfer characteristics
of each stage. The table shows that the parameter that changes the most due to HCI
degradation is the output offset voltage (Vout when Vi, = Vip). This hot-carrier-induced
drifting of the output voltage is mainly due to the degradation of the second stage C-S
amplifier, and it changes the DC biasing point of the overall op-amp in such a way that the
frequency compensation is no longer effective. As a result, the unity-frequency fo reduces
noticeably, and more importantly, the phase margin has decreased significantly.
3 By KCL, Id.-sa, = Id-sat 6 . But if the output is connected to a resistive load RL instead of CL, then
Id-sat7 0 Id-sat6 , and V 0.t,off will be as described.
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Figure 6-2: Fresh and degraded Bode plots for n-MOSFET input op-amp.
Signal Type Fresh Degraded
Vutn DC 0.551 V 0.560 V
VOst, DC 0.551 V 0.582 V
Vcom DC -1.03 V -1.03 V
Vout DC -0.8 mV 1.7 V
Voutp/Vi, AC -19.9 -18.3
_Vot/Vi, AC 205 185
Table 6.4: Nodal voltages and voltage gain of fresh and degraded n-MOSFET input op-amp.
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6.2.4 Improving The Circuit Design
At this point, one has a thorough understanding of how the circuit in Figure 6-1 may
degrade when applied with a square wave input both qualitatively (by applying the proposed
methodology) and quantitatively verified with reliability simulation. To complete the design
process, one must improve the circuit reliability, and this be done through one of several
methods:
* Increase the channel lengths of the affected devices: in the present design, the differ-
ential input stage degradation is minimal comparing to the second stage, so one might
focus on increasing L6 and L 7 (with emphasis L6) without sacrificing too much4 .
" Modify the circuit topology: this can be accomplish in one of two ways
- Employing a negative feed-back path: similar to the compensating Cc and Rc
feed-back path to improve AC performance, one can employ a method similar to
Figure 4-12 to detect shifts in output voltage and compensate for it at the input
to the C-S amplifier.
- Consider the p-MOSFET input op-amp topology (shown in Figure 6-3): aside
from the obvious performance benefit (no back gate effect at input stages, and
high second stage gain Gm -+ better frequency response), the p-MOSFET input
op-amp can be shown to be more resistant to hot-carrier degradation.
Without having to re-design the op-amp, one can simply 'invert' the transistor type
of an n-MOSFET input op-amp to arrive at the circuit shown in Figure 6-3. All device
dimensions can be kept the same with the exception of W 7 (adjusted to minimize systematic
Voffset), and compensating Cc and Rc (corrected to match the parasitic gate capacitances).
The new values for this op-amp is shown in Table 6.5, and its Bode plots shown in Figure
6-4.
Without repeating all the analysis, the differential input stage behavior for the new
design is not much different from the old design. The real improvement is in the second
stage C-S amplifier: When transistor M 6 degrades, its gm will decrease, but because of
the increased drain current (due to the degraded M 7 ), gm6 will increase, counter-acting the
4 If L6 is decreased, then gm6 (i.e. 2nd stage gain) decreases, and the 2 nd pole will also move.
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VDD
Vin e
outn
VSS
Figure 6-3: p-MOSFET input operational amplifier with compensation.
Wdrawn (pm) Ldrawn (pm)
Re 400 Q
ce 3 pF
Vbias VDD - 1.6V
M1 100.0 0.6
M2 100.0 0.6
M3 33.0 0.6
M4 33.0 0.6
M 5  50.0 0.6
M 6  50.0 0.6
M7 34.3 0.6
Table 6.5: Device geometries and values for Figure 6-3.
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Figure 6-4: Fresh and degraded Bode plots for p-MOSFET input op-amp.
Performance ftn-MOSFET input p-MOSFET input
Specification ftFresh Degraded Fresh Degraded
A0  45 dB ft46.2 dB 45.3 dB 47.8 dB 48.1 dB
fo 100 MHz 122 MHz 82 MHz 108 MHz 107 MHz
Sr 4 V//pS 10 V/pS 10 V//pS 10 V/1pS 10 V/pS
0M 606 64 40 63" 63
V0st,0ff <; 50 mV ft-0.8 mV 1.74 V -4.0 mV -0.56 V
Table 6.6: Degradation comparison of n-MOSFET and p-MOSFET input operational amplifiers.
negative Agm of the C-S amplifier. With respect to the 'positive feed-back' mechanism in
a C-S amplifier that tend to push M6 into high Vd5 operating region, it is balanced by the
fact that an increased 17 and a decreased 16 will push V0st toward Vss (Section 6.2.3.1).
Table 6.6 lists and compares various performance specifications of the two designs before
and after degradation. As can be seen, the p-MOSFET input op-amp is quite robust with
respect to HCI degradation (with the exception of may be V0 1t,0ff. The best design may
require some form of a voltage (or current) sensor at the output node and a feed-back path
to the biasing circuit for the C-S amplifier.
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6.3 Summary
The proposed method of HCI analysis was applied to the design process of an unbuffered,
compensated operational amplifier. After the initial design was completed, SPICE simu-
lation was ran to make sure that the performance specifications are met. Using the same
SPICE data output from the performance verification simulation and applying it to the
circuit reliability contours, qualitative information about how the circuit may degrade was
extracted from both the CDMs was well as the contours. This analysis was further veri-
fied with BTABert simulation where the low-frequency gain, unity-frequency, phase-margin,
and Voffset was shown to degrade significantly. Applying the same analysis technique, an
alternative topology of the op-amp was proposed for equivalent performance specification,
but with superior reliability.
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Appendix A
Device Stressing and Statistical
Analysis
Device data is the corner stone in most circuit simulator. It is needed for model calibration,
and in this study, it also serves as a method to validate the device degradation models
(DDMs). Ideally, one would like to have a infinite set of device I-V data spanning all
possible voltage conditions (stressing as well as operational). However, the time it takes to
stress and characterize the devices puts a constraint on how much data one can collect to
sufficiently extract accurate model parameters. Previous studies have attempted to show
the trade offs on the one hand the necessity to model the dependence of the hot-carrier
parameters m, n, and H on Vdg (stressing many devices at different V and VS) and on
the other hand the number of devices to stress at a particular Vd9 to reduce experimental
errors and statistical variations [30],[42], [46]. From the reliability simulator point of view,
the advantage of modeling the dependence of the hot-carrier parameters on Vdg has been
thoroughly demonstrated, and therefore, in this study, several devices were stressed at a
given Vg for different Vdg's.
A.1 p-MOSFET DC Stressing
At stress voltage conditions (high Vd,), p-MOSFETs degradation exhibits a dependence only
on gate current (V, - VT). Shown in Figure A-1 are PMOS device A/dIin degradationi
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'Measured at Vg, = 3V, Vd, = 0.05V
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Figure A-1: A'd-lin degradation (in percentage) for p-MOSFETs after t = 50min of stressing at
the corresponding stress voltage..
data from several DC stress experiments with voltages spanning the high VS region and
Vg, ranging from 1 - 7V. According to the theory of hole injection (HI), interface-state
generation (IS), and electron injection (IS), as Vg, is swept from VT to VS, AId degradation
of p-MOSFETs should change from a positive value to a negative value. As shown in Table
4.2 and indicated by the color bar in Figure A-1, the degradation in the IS and HI regions
is small (- 0) relative to the degradation in the electron injection region (V = 0.16 x Vd).
p-MOSFET's HCI degradation, therefore, is assumed to behave the same way at oper-
ational power-supply voltage, and can be modeled with peak gate-current values of m, n,
and H. Notice that in the upper left quadrant of the plot (low V, and high Vg,) the current
degradation does have a negative value. This is a result of:
* The extrapolation of AId to Vdg regions where no experiments were done: Most
of the DC stressing experiments were done for Vg, and VS in the first, third, and
fourth quadrants since devices operating in the second quadrant would have Vg,
Vd and therefore operate in the 'triode' region (no measurable degradation during
experiments).
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Figure A-2: A/d-Iin degradation (in percentage) for n-MOSFETs after t = 50min of stressing at
the corresponding stress voltage..
9 At operational power-supply voltage, devices operating in the second quadrant would
scale to have their Vg, ~ 3.3V and V, - VT, and therefore would not experience HCI
degradation.
A.2 n-MOSFET DC Stressing
At stress voltage conditions (high Vd,), n-MOSFETs degradation exhibits a dependence
mainly on substrate current (Vgs - 0.5 x Vd,). Shown in Figure A-2 are the NMOS device
AIua degradation data from several DC stress experiments with voltages spanning the
high Vd, region and Vgs ranging from 1 - 7V. Again, according to the theory of HI, IS,
and IS, as Vg, is swept from VT to Vd,, AId degradation of n-MOSFETs should change
from a positive value to a negative value. As shown in Table 4.2 and indicated by the color
bar in Figure A-2, the degradation in the EI and HI regions is small (- 0) relative to the
degradation in the interface-state generation region (V = 0.5 x Vd).
n-MOSFET's HCI degradation, therefore, is assumed to behave the same way at opera-
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tional power-supply voltage, and can be modeled with the Vdg dependence of the substrate-
current values of m, n, and H. Notice that in the lower left quadrant of the plot (low V,
and low V,) the current degradation does have a positive value. Again, this is a result of
the extrapolation of Ald to Vdg regions where no experiments were done.
A.3 Statistical Analysis of the DC Stress Data
Irrespective of the assumptions made above, the proposed methodology in this study is still
valid since any sign changes in AId can be appropriately reflected in the Age equation.
The validity of the assumptions is only important in the traditional method of assessing
HCI reliability where SPICE simulation is used. Here, the assumptions as well as the
statistical implications are analyzed because HCI reliability simulator is used to develop the
performance curves and reliability curves.
For each device stressing at a given V, and Vg, the n value is extracted from the slope
of the line AId-in vs. Tstress. By varying VS and Vg, voltages together, a family of constant
Vdg values of n can be averaged to give the mean, and its standard deviation yields the upper
and lower bound. The m and H values can be extracted from the slope and 'y-intercept' of
the lifetime correlation plot of the Vg family. The true fit of this lifetime correlation data
will obey
y = 0 + 01 - x + E (A.1)
where e is the random variation in the data. The best fitted line with slope 3 and y-
intercept 0
9= 00 +1 -x (A.2)
can yield the mean values for the hot-carrier parameters m and log H respectively. The
upper and lower bound of m can be calculated from
t S- (A.3)
/31±2 &S
where
ny _ ^)2
S =i (A.4)
i n-2
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Parameter Unit 2  Lower Bound I Mean I Upper Bound
m -4.91 -4.49 -4.07
n- 0.0527 0.0910 0.129
log H (A/m)m  S. A/ -2.59 -2.12 -1.65
Table A.1: m, n, and H values used for p-MOSFET model in the reliability simulation tool.
n
SXX= J , - t)2 (A.5)
i=1
and ta is the t-Distribution value, and n is the number of devices stressed at each Vdg (as
opposed to the hot-carrier parameter). For the upper and lower bound of the log H value,
it is computed from
- t 1 2
130 -S -± (A.6)2 n Sxx
Since p-MOSFET's degradation has been assumed to depend only on the gate current,
DC device stress data at V, ~ VT for different V, were used to extract the hot-carrier
parameters. Shown in Table A.1 are the values (and the associated uncertainties) for p-
MOSFET's hot-carrier parameters m, n, and H used in the reliability simulation tool
BtaBERT.
However, n-MOSFET's degradation was assumed to have a dependence on Vdg, and
therefore several devices were stressed at many different stress voltages Vd, and Vg,. The
mean, lower, and upper bound values for m, n, and H for the hot-carrier parameters of
n-MOSFET model are shown in Figure A-3. Notice that for extreme values of Vdg, the
transistors are being stressed either in the 'triode' region (negative Vdg), or in avalanche
region (Vd9 > 4), and therefore the hot-carrier parameters would have correspondingly
larger uncertainty.
= 10%Id-li, degradation.
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Figure A-3: m, n, and H values used for n-MOSFET model in the reliability simulation tool.
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Appendix B
Test Structures for Bert
Calibration and Model Validation
B.1 Introduction
It is becoming increasingly difficult to meet the traditional method of reliability analysis
based on the quantification of device-level parameters alone such as VT and Id. In addition,
previous attempts to relate circuit performance to hot-carrier reliability has been an ad-hoc
approach-trying to relate a circuit performance parameter to device degradation with an
empirical relationship. While this approach may work for a particular process and class
of circuits, it is difficult to generalize it to other technologies and/or circuit types. In
order to establish a more consistent relationship between device and circuit degradation, a
simulation methodology was adopted where the degradation models are implemented into
pre and post-processors in circuit simulator programs such as SPICE.
While this methodology seems to provide results of reasonable accuracy, there are some
underlying issues that may undermine the validity of the simulated results. The simulation
method still requires experimental data to verify any predicted data. Experimental data-
provided by test circuits--provide verification of
1. The quasi-static assumption made with the degradation model.
2. The accuracy of voltage-current waveform as a result of SPICE simulation, and for
calculation of individual transistor's Age.
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3. The AC-enhanced degradation effects.
Thus, circuit test structures for hot-carrier reliability are necessary not only as a verification
tool for (reliability) simulation tool development and model validation, but also as test
vehicles for early failure analysis of technologies in development.
B.2 Design Philosophy
Some of the earlier work on circuit test structures for hot-carrier reliability have primarily
focused on digital applications with an emphasis on ring-oscillators. The belief there is that
the worst-case degradation of a transistor operating in a digital environment would be that
of a clock where it switches every period. In this study, the primary effort has been on
the development of degradation models of analog subcircuits, and therefore these analog
hot-carrier reliability test circuits were designed and fabricated on an N-well, 0.6pm, 3.3V
process at Hewlett-Packard. These subcircuits were designed with the following require-
ments in mind:
1. The circuits must represent a realistic circuit in actual operations which means the
design must utilize techniques such as common-centroid, large device sizes to minimize
noise, similar structure and orientation, etc.
2. The circuits must provide a way to establish a link between circuit and device degra-
dation. That is, both circuit and device degradation must be measurable in order to
verify any model development.
3. The internal device access within a circuit must be non-intrusive to circuit opera-
tion. Recognizing that any attempt to probe internal devices of a subcircuit would
inevitably disturb circuit operation in some way. It is nevertheless a goal to keep the
impact of external probing to the minimum either through circuit design or testing
methodology.
With these objectives, the following subcircuits (of both n-MOSFETs and p-MOSFETs
versions) were designed:
" Simple current mirror (Figure 4-3).
" Wilson current mirror (Figure B-1).
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Figure B-1: Schematic of Wilson current mirror.
-H
-H
-ci
-ci
-ci
-H
(a) (b) (c)
Figure B-2: Transistors pairs for n-MOSFETs (a), p-MOSFETs (b), and n-p-MOSFETs (c).
" Transistor / source-coupled pair (Figure B-2): depending on the connection, the tran-
sistor pairs can be used as a common-source amplifier, source-follower, or a source-
coupled pair.
" Differential pair (Figure 4-8).
The actual layout of the differential pair is shown in Figure B-3.
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Figure B-3: Layout of the differential pair.
Appendix C
Unix/MATLAB Scripting
Programs
Used as pre and post-processor to SPICE simulation programs, these (partial) shell-language
programs and MATLAB M files were used to generate the circuit performance and reliability
curves. The underlying concept and methodology can be extended and incorporated into
SPICE itself for a one-step analysis of circuit design.
C.1 PERL
#! /usr/local/bin/perl
@vdd=('4', '4.25', '4.5', '4.75', '5', '5.25','5.5', '5.75', '6' ,'6.25','6.5');
push(@vdd, '6.75','7', '7.25','7.5', '7.75' , '8','8.25', '8.5', '8.75', '9');
push(@vdd, '9.25','9.5', '9.75','10', '10.25','10.5','10.75','11', '11.25');
push(@vdd, '11.5','11.75', '12' ,'12.25', '12.5','12.75', '13' ,'13.25', '13.5');
@ibias=(' -1E-6' ,'-1. 5E-6' ,'-2E-6' ,'-3E-6' ,'-5E-6', '-7E-6' , '-1E-5' , '-1.5E-5') ;
push (Qibias , '-2E-5' , '-3E-5' , '-5E-5' , '-7E-5' , '-1E-4' , '-1 .5E-4' , '-2E-4') ;
push(@ibias, '-3E-4' ,'-5E-4' , '-7E-4' , '-1E-3' , '-1.5E-3' , '-2E-3' , '-3E-3');
push(@ibias, '-5E-3' ,'-7E-3' , '-1E-2' , '-1.5E-2' ,'-2E-2' ,'-3E-2' ,'-5E-2') ;
$vddold = "vdd X\"VDD\" X\"GND\" 3.2";
$vinold = "vin %\"VIN-0\" X\"GND\" 1.6";
$vip-old = "vip %\"VIP-0\" %\"GND\" 1.6";
$vwellold = "vwell X\"_NO-2\" %\"GND\" 3.2";
$ibiasold = "ibias X\"IBIAS-0\" X\"GND\" -1E-3";
foreach $power (@vdd) {
$vip = sprintf ("X1.3f",$power/2);
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$vin = sprintf("X1.3f",$power/2);
$vddnew = "vdd X\"VDD\" %\"GND\" $power";
$vip-new = "vip X\"VIP-O\" X\"GND\" $vip";
$vinnew = "vin X\"VIN-O\" X\"GND\" $vip";
$vwellnew = "vwell X\"_NO-2\" X\"GND\" $power";
foreach $input (Oibias) {
$ibias-new = "ibias X\"IBIAS-O\" X\"GND\" $input";
open(fin,$ARGV[0]) || die "Can't open $ARGV[0]";
open(fout,"> $ARGV[01.tmp") || die "Can't open $ARGV[01";
while ($_ = <fin>) {
if ($_ s/$vdd-old/$vdd-new/) {};
if ($_ =~ s/$vin-old/$vin-new/) {};
if ($_ s/$vip-old/$vip-new/) {};
if ($_ s/$vwellold/$vwell-new/) {};
if ($_= s/$ibiasold/$ibias-new/) {};
if ($_ =~ s/X/XX/g) {};
printf fout $_;
}
close(f in);
close(fout);
$vdd-old = $vdd-new;
$vin-old = $vin-new;
$vip-old = $vip-new;
$vwell-old = $vwell-new;
$ibias-old = $ibias-new;
system("rm $ARGV[0]; cp $ARGV[0].tmp $ARGV[0]; rm $ARGV[0].tmp");
# system("more $ARGV[0]");
system("spice $ARGV[0]");
system("parse.tcl rc.txt");
}
}
C.2 TCL/TK
#!/usr/local/bin/tclsh
source ~/tcl/lib/tclXinit/tcl.tlib
set infile [split [readfile $argv] "\n"]
foreach line $infile {
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# First if statement: check for vdd
if {[regexp {vdd.*VDD.*GND.*} $line]} {
if {[info exists tmp-list]} {unset tmp-list}
set item-list [split $line ""
foreach item $itemlist {
if {![string match $item ""]} {
lappend tmplist [string trim $item
}
}
set vdd [lindex $tmp-list 31
}
# Second if statement: check for vin
if {[regexp {vin.*VIN.*GND.*} $line]} {
if {[info exists tmplist]} {unset tmp-list}
set item-list [split $line "
foreach item $itemlist {
if {![string match $item ""]} {
lappend tmplist [string trim $item ""
}
}
set vin [lindex $tmp-list 3]
}
# Third if statement: check for vip
if {[regexp {vip.*VIP.*GND.*} $line]} {
if {[info exists tmpjlist]} {unset tmpjlist}
set item-list [split $line ""
foreach item $itemlist {
if {![string match $item ""]} {
lappend tmp-list [string trim $item ""
}
}
set vip [lindex $tmp-list 3]
}
# Fourth if statement: check for ibias
if {[regexp {ibias.*IBIAS.*GND.*} $line]} {
if {[info exists tmp-list]} {unset tmplist}
set item-list [split $line ""
foreach item $itemlist {
if {![string match $item ""]} {
lappend tmp-list [string trim $item " "]
}
}
set ibias [lindex $tmpjlist 3]
}
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# Fifth if statement: check for successful DC op
if {[regexp -nocase {succeed} $line]} {set succeeded 1}
# Sixth if statement: check for MOS section
if {[info exists succeeded]} {
if {[regexp -nocase {mosfet} $line]} {set mos 1}
}
# Seventh if statement: check for MOSFETs
if {[info exists mos]} {
if {[regexp {Z(P)?ENHO_} $line]} {
if {[info exists tmpjlistl} {set tmplist mosfet}
set mosfetlist [split $line
foreach mosfet $mosfetlist {
if {![string match $mosfet ""]} {
lappend tmplist [string trim $mosfet "
}
}
if {[info exists moslist]} {
set moslist [concat $moslist $tmpjlist]
} else {set mos-list $tmp-list}
}
}
# Eigth if statement: check for mos VGS
if {[info exists mosjlist]} {
if {[regexp { vgs .*([0-9]E)+} $line]} {
if {[info exists tmp-list]} {unset tmplist}
set vgs-list [split $line "]
foreach vgs $vgs-list {
if {![string match $vgs ""]} {
lappend tmplist [string trim $vgs
}
}
if {[info exists vg-listl} {
set vglist [concat $vg-list $tmpjlist]
} else {set vglist $tmp-list}
}
}
# Ninth if statement: check for mos VDS
if {[info exists moslist]} {
if {[regexp { vds .*([0-9]E)+} $line]} {
if {[info exists tmp-list]} {unset tmplist}
set vdslist [split $line
foreach vds $vdslist {
if {![string match $vds ""]} {
lappend tmp-list [string trim $vds ""
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}
}
if {[info exists vdlist]} {
set vdlist [concat $vd-list $tmp-list]
} else {set vd-list $tmplist}
}
}
# Tenth if statement: check for mos VDSAT
if {[info exists mos-list]} {
if {[regexp { vdsat .*([0-9]E)+} $line]} {
if {[info exists tmp-list]} {unset tmp-list}
set vdsatlist [split $line
foreach vdsat $vdsatlist {
if {![string match $vdsat ""]} {
lappend tmplist [string trim $vdsat
}
}
if {[info exists vsat-list]} {
set vsatlist [concat $vsatlist $tmp-list]
} else {set vsatlist $tmplist}
}
}
# Eleventh if statement: check for mos GM
if {[info exists mos-list]} {
if {[regexp { gm .*([0-9]E)+} $line]} {
if {[info exists tmplist]} {unset tmplist}
set GMlist [split $line
foreach GM $GMlist {
if {![string match $GM ""]} {
lappend tmplist [string trim $GM " "]
}
}
if {[info exists gm.list]} {
set gm.list [concat $gm-list $tmp-list]
} else {set gm.list $tmplist}
}
}
# Twelfth if statement: check for mos GDS
if {[info exists mosjlist]} {
if {[regexp { gds .*([0-9]E)+} $line]} {
if {[info exists tmpjlist]} {unset tmp-list}
set GDS-list [split $line
foreach GDS $GDSlist {
if {![string match $GDS ""]} {
lappend tmp-list [string trim $GDS
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}
}
if {[info exists gds_list]} {
set gds-list [concat $gds-list $tmpilist]
} else {set gds-list $tmp-list}
}
}
}
if {$vip == $vin} {
set vid $vin
} else {set vid [expr $vin - $vip] }
for {set ii 0} {$ii <= [llength $mos-list]} {incr ii} {
set name [lindex $moslist $ii]
if {[regexp {Z(P)?ENHOj $name]} {
set vgs [lindex $vglist $ii]
set vds [lindex $vdlist $ii]
set vdsat [lindex $vsatlist $ii]
set gm [lindex $gmlist $ii]
set gds [lindex $gds-list $ii]
set txt "$vdd \t $ibias \t $vgs \t $vds \t $vdsat \t $gm \t $gds"
set fname [open $name a]
puts $fname $txt
close $fname
}
}
C.3 Matlab M Files
if ~exist ('loaded'),
disp ('Loading files ... ');
m1=dlmread('m1','\t'); m2=dlmread('m2','\t'); m3=dlmread('m3','\t');
m4=dlmread('m4','\t'); m5=dlmread('m5','\t'); m6=dlmread('m6','\t');
disp (' ... Done.');
loaded = 1;
end
if ~exist ('parsed'),
disp ('Parsing files ... ');
vdd=ml(:,1); vid=ml(:,2);
vgsl=ml(:,3);vgs2=m2(:,3);vgs3=m3(:,3);vgs4=m4(:,3);vgs5=m5(:,3);vgs6=m6(:,3);
vdsl=ml(:,4);vds2=m2(:,4);vds3=m3(:,4);vds4=m4(:,4);vds5=m5(:,4);vds6=m6(:,4);
gds1=ml(:,7);gds2=m2(:,7);gds3=m3(:,7);gds4=m4(:,7);gds5=m5(:,7);gds6=m6(:,7);
gml=ml(:,6); gm2=m2(:,6); gm3=m3(:,6); gm4=m4(:,6); gm5=m5(:,6); gm6=m6(:,6);
disp (' ... Done.');
parsed = 1;
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end
if ~exist ('meshed'),
disp ('Meshing grids ... ');
[VDD,VID,VGS1]=makemesh(vdd,vid,vgsl)
[VDD,VID,GDS1]=makemesh(vdd,vid,gdsl)
[VDD,VID,VGS2]=makemesh(vdd,vid,vgs2)
[VDD,VID,GDS2]=makemesh(vdd,vid,gds2)
[VDD,VID,VGS3]=makemesh(vdd,vid,vgs3)
[VDD,VID,GDS3]=makemesh(vdd,vid,gds3)
[VDD,VID,VGS4]=makemesh(vdd,vid,vgs4)
[VDD,VID,GDS4]=makemesh(vdd,vid,gds4)
[VDD,VID,VGS5]=makemesh(vdd,vid,vgs5)
[VDD,VID,GDS5]=makemesh(vdd,vid,gds5)
[VDD,VID,VGS6]=makemesh(vdd,vid,vgs6)
[VDD,VID,GDS6]=makemesh(vdd,vid,gds6)
disp (' ... Done.');
meshed = 1;
;[VDD,VID,VDS1]=makemesh(vdd,vid,vdsl);
;[VDD,VID, GM1]=makemesh(vdd,vid, gml);
;[VDD,VID,VDS2]=makemesh(vdd,vid,vds2);
;[VDD,VID, GM2]=makemesh(vdd,vid, gm2);
;[VDD,VID,VDS3]=makemesh(vdd,vid,vds3);
;[VDD,VID, GM3]=makemesh(vdd,vid, gm3);
;[VDD,VID,VDS4]=makemesh(vdd,vid,vds4);
;[VDD,VID, GM4]=makemesh(vdd,vid, gm4);
;[VDD,VID,VDS5]=makemesh(vdd,vid,vds5);
;[VDD,VID, GM5]=makemesh(vdd,vid, gm5);
;[VDD,VID,VDS6]=makemesh(vdd,vid,vds6);
;[VDD,VID, GM6]=makemesh(vdd,vid, gm6);
end
rotate3d on;
if ~exist ('plottedi'),
disp('Plotting terminal voltages ...
subplot(1,1,1);
surf(VDD,VID,VGS1);
zlabel('Vgs, Vds');
surf(VDD,VID,VGS2);
zlabel('Vgs, Vds');
surf(VDD,VID,-VGS3)
zlabel('Vgs, Vds');
surf(VDD,VID,-VGS4)
zlabel('Vgs, Vds');
surf(VDD,VID,VGS5);
zlabel('Vgs, Vds');
surf(VDD,VID,VGS6);
zlabel('Vgs, Vds');
disp(' ... Done');
hold on; mesh(VDD,VID,VDS1);xlabel('Vdd'); ylabel('Vid');
title('M1 terminal voltages');colorbar; hidden off; pause;
hold on; mesh(VDD,VID,VDS2);xlabel('Vdd'); ylabel('Vid');
title('M2 terminal voltages');colorbar; hidden off; pause;
; hold on; mesh(VDD,VID,-VDS3);xlabel('Vdd'); ylabel('Vid');
title('M3 terminal voltages');colorbar; hidden off; pause;
; hold on; mesh(VDD,VID,-VDS4);xlabel('Vdd'); ylabel('Vid');
title('M4 terminal voltages');colorbar; hidden off; pause;
hold on; mesh(VDD,VID,VDS5);xlabel('Vdd'); ylabel('Vid');
title('M5 terminal voltages');colorbar; hidden off; pause;
hold on; mesh(VDD,VID,VDS6); xlabel('Vdd'); ylabel('Vid');
title('M6 terminal voltages');colorbar; hidden off; pause;
plotted1 = 1;
end
if ~exist ('plotted2'),
disp('Plotting small signal parameters');
subplot(2,1,1); surf(VDD,VID,GM1); xlabel('Vdd'); ylabel('Vid');
zlabel('GM'); title('M1 derivatives'); colorbar;
subplot(2,1,2); surf(VDD,VID,GDS1); xlabel('Vdd'); ylabel('Vid');
zlabel('GDS'); title('M1 derivatives'); colorbar; pause;
subplot(2,1,1); surf(VDD,VID,GM2); xlabel('Vdd'); ylabel('Vid');
zlabel('GM'); title('M2 derivatives'); colorbar;
subplot(2,1,2); surf(VDD,VID,GDS2); xlabel('Vdd'); ylabel('Vid');
zlabel('GDS'); title('M2 derivatives'); colorbar; pause;
subplot(2,1,1); surf(VDD,VID,GM3); xlabel('Vdd'); ylabel('Vid');
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zlabel('GM'); title('M3 derivatives'); colorbar;
subplot(2,1,2); surf(VDD,VID,GDS3); xlabel('Vdd'); ylabel('Vid');
zlabel('GDS'); title('M3 derivatives'); colorbar; pause;
subplot(2,1,1); surf(VDD,VID,GM4); xlabel('Vdd'); ylabel('Vid');
zlabel('GM'); title('M4 derivatives'); colorbar;
subplot(2,1,2); surf(VDD,VID,GDS4); xlabel('Vdd'); ylabel('Vid');
zlabel('GDS'); title('M4 derivatives'); colorbar; pause;
subplot(2,1,1); surf(VDD,VID,GM5); xlabel('Vdd'); ylabel('Vid');
zlabel('GM'); title('M5 derivatives'); colorbar;
subplot(2,1,2); surf(VDD,VID,GDS5); xlabel('Vdd'); ylabel('Vid');
zlabel('GDS'); title('M5 derivatives'); colorbar; pause;
subplot(2,1,1); surf(VDD,VID,GM6); xlabel('Vdd'); ylabel('Vid');
zlabel('GM'); title('M6 derivatives'); colorbar;
subplot(2,1,2); surf(VDD,VID,GDS6); xlabel('Vdd'); ylabel('Vid');
zlabel('GDS'); title('M6 derivatives'); colorbar; pause;
subplot(2,1,1);
surf(VDD,VID, GM1 ./ (GDS2 + GDS4)); xlabel('Vdd'); ylabel('Vid');
zlabel('Gain'); title('gml / (gds2 + gds4)'); colorbar; shading interp;
[fx,fy]=gradient(VDS4,.1,.5);
subplot(2,1,2); surf(VDD,VID,fx); xlabel('Vdd'); ylabel('vid');
zlabel('Gain'); title('d VDS4 / d VID'); colorbar; shading interp; pause;
disp(' ... Done');
plotted2 = 1;
end
if ~exist ('heated'),
cooln = +4.0; coolp =-4.5; hotn =+5.3; hotp =-8.0;
disp('Computing HOT zones ... ');
msgl = strcat('NMOS: Cool=',num2str(cooln),' ... ');
msgl = strcat(msgl,' hot=', num2str(hotn));
disp(msgl);
msg2 = strcat(' PMOS: Cool=',num2str(coolp),' ... ');
msg2 = strcat(msg2,' hot=', num2str(hotp));
disp(msg2);
[row,column] = size(VDD); mosfets = zeros(row,column);
surf1 = (VDS1>=cooln) .* (((VDS1>=hotn)==0) - (VDS1>=hotn));
surf2 = (VDS2>=cooln) .* (((VDS2>=hotn)==0) - (VDS2>=hotn));
surf3 = (VDS3<=coolp) .* (((VDS3<=hotp)==0) - (VDS3<=hotp));
surf4 = (VDS4<=coolp) .* (((VDS4<=hotp)==0) - (VDS4<=hotp));
surf5 = (VDS5>=cooln) .* (((VDS5>=hotn)==0) - (VDS5>=hotn));
surf6 = (VDS6>=cooln) .* (((VDS6>=hotn)==0) - (VDS6>=hotn));
signs = min(min(surfl,surf2),min(min(surf3,surf4),min(surf5,surf6)));
surftmp = or(or(surf5,surf6),or(or(surfl,surf2),or(surf3,surf4)));
surface = surftmp .* (signs + (signs>=O));
mosfets = 2 * max(VDS1>=hotn,VDS1>=cooln);
mosfets = mosfets + 4 * max(VDS2>=hotn,VDS2>=cooln);
mosfets = mosfets + 8 * max(VDS3<=hotp,VDS3<=coolp);
mosfets = mosfets + 16* max(VDS4<=hotp,VDS4<=coolp);
mosfets = mosfets + 32* max(VDS5>=hotn,VDS5>=cooln);
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mosfets = mosfets + 64* max(VDS6>=hotn,VDS6>=cooln);
pcolor(VDD,VID,surface);shading interp;
xlabel('Vdd');ylabel('Vid');title(strcat(msgl,msg2));
disp('Click right button to terminate');
button=1; rotate3d off; colormap autumn;
while button ~= 3,
[xcor,ycor,button] = ginput(1);
mos = 0;
for ii = 2:row,
for jj = 2:column,
if VDD(ii,jj)>=xcor & VDD(ii-1,jj-1)<=xcor& ...
VID(ii,jj)>=ycor & VID(ii-1,jj-1)<=ycor
text(xcor,ycor,num2str(mosfets(ii,jj)));
end
end
end
end
colormap jet;
heated = 1;
disp(' ... Done');
end
if ~exist('heated2'),
[row,column] = size(VDD); mosfets = zeros(row,column);
gain = mosfets;
disp('Computing reliability (gain) contours ... ');
gain2 = (VDS2>=cooln) .* (VDS4>=coolp) * -1;
gain4 = (VDS4<=coolp) .* (VDS2<=cooln) * +1;
surfacel = gain2 + gain4;
pcolor(VDD,VID,surfacel); shading interp;
xlabel('Vdd');ylabel('Vid');
heated2 = 1;
disp(' ... Done');
end
if ~exist('heated3'),
[row,column] = size(VDD); mosfets = zeros(row,column);
voffset = mosfets;
disp('Computing reliability (Voffset) contours ... ');
fnl = (VDS2>=cooln) .* (VDS1<=cooln) .* (VDS4>=coolp) * -1;
fn2 = (VDS1>=cooln) .* (VDS2<=cooln) .* (VDS4>=coolp) * +1;
fp = (VDS4<=coolp) .* -1;
surface2 = fnl + fn2 + fp;
pcolor(VDD,VID,surface2); shading interp;
xlabel('Vdd');ylabel('Vid');
heated3 = 1;
disp(' ... Done');
end
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